Digital488/80A User's Manual

80-Bit IEEE 488 / Digital I/O Interface



IOtech, Inc.

25971 Cannon Road Cleveland, OH 44146-1833 Phone: (440) 439-4091 Fax: (440) 439-4093 E-mail: sales@iotech.com Internet: www.iotech.com

Digital488/80A User's Manual

80-Bit IEEE 488 / Digital I/O Interface

p/n 196-0901 Rev. 1.0

Released Per EO#1587R2

Warranty

Your IOtech warranty is as stated on the *product warranty card*. You may contact IOtech by phone, fax machine, or e-mail in regard to warranty-related issues. Phone: (440) 439-4091, fax: (440) 439-4093, email: sales@iotech.com

Limitation of Liability

IOtech, Inc. cannot be held liable for any damages resulting from the use or misuse of this product.

Copyright, Trademark, and Licensing Notice

All IOtech documentation, software, and hardware are copyright with all rights reserved. No part of this product may be copied, reproduced or transmitted by any mechanical, photographic, electronic, or other method without IOtech's prior written consent. IOtech product names are trademarked; other product names, as applicable, are trademarks of their respective holders. All supplied IOtech software (including miscellaneous support files, drivers, and sample programs) may only be used on one installation. You may make archival backup copies.

FCC Statement



IOtech devices emit radio frequency energy in levels compliant with Federal Communications Commission rules (Part 15) for Class A devices. If necessary, refer to the FCC booklet *How To Identify and Resolve Radio-TV Interference Problems* (stock # 004-000-00345-4) which is available from the U.S. Government Printing Office, Washington, D.C. 20402.

CE Notice

Many IOtech products carry the CE marker indicating they comply with the safety and emissions standards of the European Community. As applicable, we ship these products with a Declaration of Conformity stating which specifications and operating conditions apply.

Warnings and Cautions



Refer all service to qualified personnel. This caution symbol warns of possible personal injury or equipment damage under noted conditions. Follow all safety standards of professional practice and the recommendations in this manual. Using this equipment in ways other than described in this manual can present serious safety hazards or cause equipment damage.



This warning symbol is used in this manual or on the equipment to warn of possible injury or death from electrical shock under noted conditions.

This ESD caution symbol urges proper handling of equipment or components sensitive to damage from electrostatic discharge. Proper handling guidelines include the use of grounded anti-static mats and wrist straps, ESD-protective bags and cartons, and related procedures.

Specifications and Calibration

Specifications are subject to change without notice. Significant changes will be addressed in an addendum or revision to the manual. As applicable, IOtech calibrates its hardware products to published specifications. Periodic hardware calibration is not covered under the warranty and must be performed by qualified personnel as specified in this manual. Improper calibration procedures may void the warranty.

Quality Notice



IOtech has maintained ISO 9001 certification since 1996. Prior to shipment, we thoroughly test our products and review our documentation to assure the highest quality in all aspects. In a spirit of continuous improvement, IOtech welcomes your suggestions.

Introduction to this Manual

This manual covers the setup and operation of the Digital488/80A 80-bit IEEE 488 / Digital I/O interface system. This manual is organized as follows:

- Chapter 1 Digital488/80A Overview gives an overview of the basic features of a Digital488/80A system. Digital488/80A accessories and specifications are also provided.
- *Chapter 2 Digital488/80A Setup* explains in detail the various hardware features of the Digital488/80A unit.
- *Chapter 3 Digital488/80A Power & Assembly* provides detailed instructions on line-voltage selection and fuse replacement, rack-mount and bench-top installation, as well as power-up activation.
- *Chapter 4 Digital488/80A Operation* explains the Digital488/80A internal operation. Descriptions of the handshaking/control lines, as well as IEEE 488 bus support, are provided.
- *Chapter 5 IEEE 488 Background* describes the history and the basic concepts of IEEE 488 operation, including the various IEEE 488 bus lines and bus commands.
- *Chapter 6 Digital488/80A Commands* discusses the entire command set covering the Digital488/80A unit. The command syntax, groups, and reference are provided. The description format of the individual commands includes the command type, syntax, description, and an example program excerpt.
- *Chapter 7 Troubleshooting* provides a reference for possible solutions to technical problems. Before calling for technical assistance, refer to this chapter.
- *Appendix A* provides the *Digital488/80A HVCX1 Configuration Record* for recording hardware and software settings, and recording DB-50 connector wiring information.
- *Appendix B* provides background information concerning the IEEE 488 bus, the serial bus, and ASCII controls.
- The *Index* provides a comprehensive alphabetical listing of the main terms and topics in this manual. Also, the *Abbreviations* on the last pages of this manual, provides an overall list of abbreviations, including acronyms and ASCII control codes, as an additional reference for this manual and for other related literature.

CAUTION

Using this equipment in ways other than described in this manual can cause personal injury or equipment damage. Before setting up and using your equipment, you should read *all* documentation that covers your system. Pay special attention to cautions and warnings formatted like this one.

Table of Contents

1 - Digital488/80A Overview

Introduction..... 1

Addressing Modes..... 1 Digital I/O Lines..... 1 Handshaking/Control Lines..... 1 HVCX1 High Voltage/Current Interface Option..... 2 Power-Up & Setup Configuration..... 2 Internal Buffer..... 2 Software Programmable Features..... 2

Accessories..... 2

Specifications..... 3 Digital I/O..... 3 IEEE 488..... 3 General..... 3 Data Transfer Speeds..... 4

2 - Digital488/80A Setup

The Package..... 5

Hardware Setup..... 6 Front & Rear Panel Layouts..... 6 Default DIP Switch Settings..... 7 IEEE 488 Bus Address Selection 7 Addressing Mode Selection..... 7 Dual Primary Addressing Mode 8 Secondary Addressing Mode 8 HVCX1 Option Setup..... 10 Determining Ports Setup 11 To Set Up Input Ports..... 12 To Set Up Handshaking Input Lines..... 13 To Set Up Output Ports..... 14 To Set Up Handshaking Output Lines 14 To Install the HVCX1 Option 16 Digital I/O Ports..... 17 Using the HVCX1 Option for High Voltage/Current Options 18

3 - Digital488/80A Power & Assembly

Internal Components..... 19 Factory Service..... 19

Power Line & Fuse Configuration..... 20 Line Voltage Selection..... 20

To Select the Line Voltage..... 21 Fuse Replacement..... 22 To Replace the Fuse..... 22

Rack-Mount & Bench-Top Assembly..... 23 Rack Mount..... 23 Bench Top..... 23

Power-Up & Programming Tests..... 24

Power-Up Activation..... 24 Programming Examples......25 KYBDCTRL.BAS Program...... 25 To Run the Keyboard Controller Program...... 25 Digital488/80A Command Responses...... 26

4 - Digital488/80A Operation

Introduction..... 29

- Handshaking/Control Lines..... 29 Clear (Pin 41)..... 30 Data Strobe (Pin 42)..... 30 Trigger (Pin 43)..... 30 Inhibit (Pin 44)..... 31 Service (Pin 45)..... 31 External Data Ready (Pin 46)..... 31 IEEE 488 Bus Support..... 32
 - Bus Lines..... 32 Bus Commands..... 32 Bus Addresses..... 34 Bus Terminators..... 34

5 - IEEE 488 Background

History..... 35

General Bus Structure..... 35

Bus Lines & Bus Commands...... 36 Bus Management Lines...... 36 Handshake Lines...... 37 Data Transfer Lines...... 37 Bus Command Groups...... 38 More On Service Requests...... 39

6 - Digital488/80A Commands

- Introduction..... 41 Command Syntax..... 42 Command Set & Support..... 43 Command Summary..... 44 Command Reference..... 46 A - Bit Set..... 47 B - Bit Clear..... 48 C - Configuration..... 49 D - Data Output..... 50 E? - Query Error Status 51 F - Data Format..... 53 G - Bus Input/Output..... 57 H - Handshake..... 58 I - Invert..... 59 K - End-Or-Identify..... 60 L - Buffer..... 61 M - Service Request Mask..... 62 O - Recall Configuration..... 63 P - Port Select..... 64 Q - Inhibit..... 65 R - Data Ready..... 66 S - Save Configuration..... 67 T - Test..... 68 U - User Status..... 69 V - View Configuration..... 72 V? - View Version..... 73 X - Execute..... 74 Y - Bus Terminator..... 75 ? - Query..... 76
 - Serial Poll Status Byte..... 77

7 - Troubleshooting

Radio Interference Problems...... 79

Electrostatic Discharge (ESD) Damage..... 79

Other Issues..... 79

Power-Up Activation..... 79 Buffer Overrun..... 80 Query Error Status..... 80

A - Appendix A

Digital488/80A HVCX1 Configuration

Record..... 81 Hardware Setup...... 81 Software Setup...... 82 DB-50 Connector Wiring Reference...... 83

B - Appendix B

IEEE 488 Bus & Serial Bus Lines..... 81

IEEE 488 Bus Commands..... 86

ASCII Codes..... 87

ASCII Code Summary...... 87 Decimal Values 00 to 63 - ACG, UCG & LAG...... 87 Decimal Values 64 to 127 - TAG & SCG...... 88 ASCII Code Details...... 89 Decimal Values 00 to 31 - ACG & UCG Characteristics...... 89 Decimal Values 00 to 31 - ACG & UCG Descriptions...... 90 Decimal Values 32 to 63 - LAG...... 91 Decimal Values 64 to 95 - TAG...... 92 Decimal Values 96 to 127 - SCG...... 93

Index..... 95 Abbreviations..... 98

Notes

Introduction..... 1

Addressing Modes..... 1 Digital I/O Lines..... 1 Handshaking/Control Lines..... 1 HVCX1 High Voltage/Current Interface Option..... 2 Power-Up & Setup Configuration..... 2 Internal Buffer..... 2 Software Programmable Features..... 2

Accessories..... 2

Specifications..... 3 Digital I/O..... 3 IEEE 488..... 3 General..... 3 Data Transfer Speeds..... 4

Introduction

The Digital488/80A is a digital input and output interface to the IEEE 488 bus that enables an IEEE 488 controller to program 80 bits of TTL level signals as either inputs or outputs. It includes six handshake/control lines for each 40-bit channel and two addressing modes. The unit is fully programmable, including the power-up configuration, which is stored in non-volatile RAM. The internal data buffer in the Digital488/80A can store up to 2,000 40-byte words. With the addition of the HVCX1 High Current/High Voltage Interface option, the I/O lines can be configured as high voltage inputs or as high current/high voltage outputs to allow interfacing with solenoids, switching relays and other high voltage/high current devices.

Addressing Modes

Two addressing modes are available in the Digital488/80A. Dual primary addressing permits two channels to reside at two consecutive primary IEEE 488 bus addresses. Secondary addressing allows two channels to reside at the same primary IEEE 488 bus address with two consecutive secondary addresses.

When addressed to Talk, the Digital488/80A outputs data from all forty bits of the selected channel or a selected eight bit port. When addressed to Listen, the unit accepts input data and programming information from the controller and outputs the data to the appropriate I/O port.

Digital I/O Lines

The Digital488/80A has 80 TTL level digital I/O lines that are divided into two 40-bit channels. Each channel is divided into five eight-bit ports. Six high level ASCII commands configure the ports to be all inputs, all outputs or combinations in between. Thus, a configuration can range from 80 input lines to 80 output lines or combinations in between in multiples of 8 bits.

Handshaking/Control Lines

Each 40-bit channel has six handshaking/control lines. The Clear (Pin 41) output line is pulsed whenever a Device Clear (DCL) or Selected Device Clear (SDC) command is received from the IEEE 488 controller. The Data Strobe (Pin 42) output is pulsed when the IEEE 488 controller presents new data on the I/O lines. The Trigger (Pin 43) output signal is pulsed when a Group Execute Trigger (GET) command is received on the bus. The Inhibit (Pin 44) output line is asserted while the IEEE 488 controller is reading data from input lines. The Service (Pin 45) line is an edge-triggered input that generates a Service Request on the bus. The External Data Ready (Pin 46) input line is used to latch digital input data on the I/O lines.

HVCX1 High Voltage/Current Interface Option

The HVCX1 option permits the I/O lines to be configured as high voltage (up to 50 V) inputs or as high voltage/high current outputs (up to 200 mA sink capability) to allow interfacing with solenoids, switching relays and other high voltage/high current devices using an external voltage source. It allows interfacing to non-TTL level devices by offering compatibility with 12, 24 and 48 volt logic. The individual 8-bit ports can be configured to control high current open collector drivers. Each high current driver has an internal fly-back diode for protection when switching inductive devices such as relays. When the HVCX1 option is used, the six handshake and control lines can also interface to 12, 24, or 48 volt logic.

Power-Up & Setup Configuration

The Digital488/80A allows up to 100 configurations for each channel to be created. The configurations are stored in non-volatile memory, which enables the input/output status and logic level of every I/O line to be defined when power is applied. The configurations can be called from a single pre-defined command from the IEEE 488 controller. This allows easy configuration of the device for a variety of applications.

Internal pull-up resistors ensure a logic "high" the instant power is applied. When using the HVCX1 option with high current driver outputs, the internal pull-up resistors ensure that the high current driver outputs are switched off the instant power is applied -- a requirement for process control applications.

Internal Buffer

A built-in data buffer in the Digital488/80A can store up to 8,000 bytes, which is large enough to capture two thousand patterns from one 40-bit I/O channel. When interfacing to slow devices, the data buffer relieves the controller of the need to constantly read data from the Digital488/80A.

Software Programmable Features

The software programmable features on the Digital488/80A include data formats, individual bit set and bit clear commands and terminators. The six available data formats are ASCII hexadecimal, ASCII character, ASCII binary, binary, high speed binary and ASCII decimal. The programmable terminators facilitate interfacing to various controllers. Using the *User Status* (\mathbf{U}) command, the controller can check the programmed status of the Digital488/80A at any time. With the *Query* (?) option offered with each Digital488/80A command, user-defined status command strings can be built to request the status information needed for a given application.

Accessories

Additional accessories that can be ordered for the Digital488/80A include:

- **CA-1:** Power cable
- *CA-7-1*: 1.5-foot IEEE 488 cable
- CA-7-3: 6-foot shielded IEEE 488 cable
- *CA-7-4*: 6-foot reverse entry IEEE 488 cable
- CA-88: 6-foot 50-pin D-shell ribbon cable
- *CN-20*: Right-angle IEEE 488 adapter, male and female
- CN-22: IEEE 488 multi-tap bus strip, four female connectors in parallel
- CN-23: IEEE 488 panel-mount feed-through connector, male and female

Specifications



CAUTION Please read this manual carefully! If equipment is used in any manner not specified in

this manual, the protection provided by the equipment may be impaired.

Digital I/O

Terminal Installation Category: Standard: Not Applicable. CE: Category 1.

Digital I/O Capability: Dual Channels, each with five 8-bit ports, programmable as inputs or outputs. Also included per channel are programmable handshake lines, data latching capability, a Service Request (SRQ) input and Clear and Trigger outputs.

- **Logic Levels:** Outputs drive 2 TTL loads (3.2 mA). Optional 12, 24, 48 volt logic support available with the HVCX1 High Voltage/Current Interface option.
- **High-Current Outputs:** With the HVCX1 option, the outputs can be configured, in groups of eight, as high current outputs. Each high-current output is capable of sinking up to 200 mA at 50 VDC maximum. Total current sinking capability is 8 A maximum.
- **Update Rate:** In binary mode, the Digital488/80A can update one 40-bit I/O channel at over 2 Kbytes per second.

I/O Port Connections: Two 50-pin male D-shell connectors. Mating solder tab connectors are supplied.

Input Ranges, Nominal Logic Low/High Voltages (±10%), and Input Resistances (HVCX1 option only):

0-5 Volt Range: 0.8 volts low / 2.4 volts high; 15 Kohms.

0-12 Volt Range: 1.9 volts low / 5.75 volts high; 35 Kohms.

0-24 Volt Range: 4.2 volts low / 11.5 volts high; 61 Kohms.

0-48 Volt Range: 8.4 volts low / 23 volts high; 135 Kohms.

IEEE 488

CAUTION



The IEEE 488 terminal must only be used to control a non-isolated IEEE 488 system. The common mode voltage (cable shell to earth) must be zero.

Terminal Installation Category: *Standard:* Not Applicable. *CE:* Category 1. Implementation: SH1, AH1, T4, TE8, L4, LE4, SR1, RL0, PP0, DC1, DT1, C0, E1. Terminators: Ignored on input. Selectable CR, LF, LF-CR or CR-LF, with or without EOI. Programmable: IEEE Bus Terminators, EOI Control, SRQ Mask, Port Data, Active Levels, Handshake

Lines, Format, and Configuration.

Connector: Standard IEEE 488 connector with metric studs.

General

WARNING



Service: Fuse replacement and the changing of selected line voltage must be performed by qualified service personnel. Never open the case while it is connected to the AC line. Internal voltage potentials exist which could cause bodily injury or death.

- **Terminal Installation Category:** *Standard:* Not Applicable. *CE:* Category 2 for Line Voltage Input terminal. All other terminals are Category 1.
- **Dimensions:** 425 mm wide x 45 mm high x 203 mm deep (16.75" x 1.75" x 8"). **Weight:** 2 kg. (4.5 lbs).
- Environment: Standard: Indoor use, 0° to 50°C; 0 to 95% RH (non-condensing).

CE: Indoor use at altitudes below 2000 meters, 0° to 40° C; 0 to 80% RH up to 31°C decreasing linearly 4% RH/°C to 40°C.

Controls: Power switch (external), line voltage selection switch (internal), and DIP switch (external) for IEEE 488 addressing mode and IEEE 488 address.

Indicators: LED indicators for TALK, LISTEN, SRQ, ERROR, TEST and POWER. **Power:** Internally selectable 105-125 or 210-250 VAC; 50/60 Hz, 30 VA maximum.

Fuse: 1/4A Slo Blo 3AG (for 105-125 V power line) or 1/8A Slo Blo 3AG (for 210-250 V power line).

CAUTION



Line Voltage: The protective conductor terminal on the AC line connector must be connected to an external protective earthing system. Failure to make such a connection will impair protection from shock.

CAUTION



Fuse Failure: Fuse failure indicates a possible problem within the device circuitry. If a fuse blows, contact a qualified service representative. Replacement fuses are to be installed by qualified service personnel with the unit disconnected from the power source and with all other terminals disconnected. If the line voltage selector is changed, then the fuse designated for that line voltage must be used.

Data Transfer Speeds

The Digital488/80A has been measured to perform at the approximate speeds listed below. The testing was done in such a way that the limiting factor was the Digital488/80A and not the IEEE 488 bus controller driving it. All explanations discuss only one channel although the specifications given are valid for either channel.

- *Collection and Storage of Data:* The Digital488/80A has an internal data buffer capable of storing 2000 readings of 40-bit data per channel. When operating in the **R2** mode (data are latched and buffered on an External Data Ready transition), a transition on the EDR input causes the Digital488/80A to collect the current value of all 40 bits and store the reading in the buffer. This collection and storage of 40 bits of data can occur at a maximum rate of once every 140 microseconds.
- **Output of Data to Ports:** When sending data to the outputs on a Digital488/80A channel, the fastest format mode is high-speed binary mode: *Format* (**F**) command **F5**. In this mode, 5 bytes of binary data are accepted from the bus and sent directly to the Digital488/80A outputs (all 40 bits). This constitutes one data transfer. The data transfer rate in this mode is approximately 1400 transfers per second.
- *IEEE 488 Bus Communication:* The fastest data transfer rate across the IEEE 488 bus to the IEEE 488 controller is approximately 1 byte every 140 microseconds whether reading data from the internal data buffer, or accepting commands or data from the bus.
- *Transistor-Transistor Logic (TTL) Levels:* The data and handshake output lines drive two TTL loads. In addition, Ports 1 and 2 on each channel can function as 5-volt CMOS-compatible outputs. All input lines are less than 1.5 TTL loads. Normal precautions should be taken to limit the input voltages to the range of -0.3 to +7.0 volts. All I/O lines are referenced to I/O Common (Ground; DB-50 Pin 50).

Digital488/80A Setup

The Package 5
Hardware Setup 6
Front & Rear Panel Layouts 6
Default DIP Switch Settings 7
IEEE 488 Bus Address Selection 7
Addressing Mode Selection 7
Dual Primary Addressing Mode 8
Secondary Addressing Mode 8
HVCX1 Option Setup 10
Determining Ports Setup 11
To Set Up Input Ports 12
To Set Up Handshaking Input Lines 13
To Set Up Output Ports 14
To Set Up Handshaking Output Lines 14
To Install the HVCX1 Option 16
Digital I/O Ports 17
Using the HVCX1 Option for High Voltage/Current Options 18

The Package

All Digital488/80A components are carefully inspected prior to shipment. When you receive your IEEE 488 / digital I/O interface, carefully unpack all items from the shipping carton and check for any damage which may have occurred during shipment. Promptly report the damage to the shipping agent and your sales representative. Retain all shipping materials in case you must return the unit to the factory.

Every Digital488/80A package includes the following items listed by part number:

- Digital488/80A: 80-Bit IEEE 488 / Digital I/O Interface
- 196-0901: Digital488/80A User's Manual
- PR-2: Warranty Card
- 196-0800: Accessories Kit for Digital488/80A, which includes the following:
 - *CA-1*: Power Cable
 - *HA-41-6:* Rack Screws (4)
 - *FE-1*: Rubber Feet (4)
 - *EN-6:* Rack Ears (2)
 - *FU-1-.25:* 1/4A Replacement Fuse
 - *FU-1-.125:* 1/8A Replacement Fuse
 - *CN-18-50:* Mating Connector for DB-50 (2)
 - *196-4030:* Jumper Board

In addition, if the High Voltage/Current Interface Option (HVCX1) is included, you will have the following items:

- 196-4020: HVCX1 High Voltage/Current Interface Option
- 196-0801: Accessories Kit, HVCX1 Option for Digital488/80A, which includes the following:
 - *RN-3-20K*: 20 Kohms Resistor DIP Pack (12)
 - *RN-3-56K:* 56 Kohms Resistor DIP Pack (12)
 - **RN-3-120K:** 120 Kohms Resistor DIP Pack (12)
 - **RN-9-27K:** 27 Kohms Pullup Resistor SIP Pack (12)

Hardware Setup



WARNING

Do not use the Digital488/80A unit outdoors! This unit is intended for indoor use only! Unexpected outdoor conditions could result in equipment failure, bodily injury or death!

Front & Rear Panel Layouts



Digital488/80A Front Panel Indicators

Six LED indicators on the Digital488/80A front panel, display the unit status. The following list describes the functions of these indicators:

- TALK: ON when Digital488/80A is in the Talker state; OFF when in the Idle or Listener state.
- LISTEN: ON when Digital488/80A is in the Listener state; OFF when in the Idle or Talker state.
- SRQ: ON when Digital488/80A generated a service request; OFF when no SRQ is pending.
- **ERROR:** ON when an error has occurred; OFF when no error condition exists.
- *TEST*: ON when used in conjunction with the *Test* (**T**) command to verify that communication has been established with the Digital488/80A.
- **POWER:** ON when power is being applied while the power switch is in the ON position; OFF when power is not present.



Digital488/80A Rear Panel Layout

Default DIP Switch Settings

The Digital488/80A unit may be operated from either 110 VAC or 220 VAC. The operating voltage is set by an internal switch. The factory set operating voltage appears on the label placed over the power jack on the rear panel. To change the operating voltage, see section *Line Voltage Selection* in *Chapter 3: Digital488/80A Power & Assembly.*

The Digital488/80A unit has one 8-microswitch DIP switch (S1) accessible from the rear panel. This DIP switch determines the IEEE 488 bus address and its addressing mode. The switch is read only when the unit is powered on *and should be set prior to applying power*. The figure illustrates the factory default for the DIP microswitch settings: IEEE 488 bus address = 8, and Addressing Mode = Dual Primary. In the Dual Primary addressing mode, DIP microswitches 6 and 7 are ignored.



S1 Factory Default Settings

Note: DIP switch S1 is read only during power up. For this reason you must make any setting changes prior to applying power to the unit.

To modify the default settings, disconnect the power cord from the AC line and change the microswitch settings using a small screwdriver. The enclosure does not need to be opened to change the DIP microswitch settings.

IEEE 488 Bus Address Selection

The IEEE 488 bus address is set by positioning the rear-panel DIP microswitches 1 through 5. The address can be set from 0 through 30 and is read only at power on. The address is selected by simple binary weighting with microswitch 1 being the Least Significant Bit (LSB; with a value of 1) and microswitch 5 the Most Significant Bit (MSB; with a value of 16). The factory default setting is address 8, as shown in the diagram.

- **Note:** If address 31 is selected, it defaults to address 30 because the IEEE 488 standard has reserved address 31.
- **Note:** The Digital488/80A bus address must agree with the IEEE 488 controller address.

Addressing Mode Selection

The Digital488/80A can be operated in one of two addressing modes: *Dual Primary addressing mode* or *Secondary addressing mode*, which are selected by the rear-panel DIP microswitch 8. The factory default setting for microswitch 8 is *Dual Primary addressing mode*, in the "up" position as shown in the diagram. A detailed description of the Dual Primary and Secondary addressing modes is provided in the following text.







Dual Primary Addressing Mode Secondary Addressing Mode

S1 Addressing Mode Selection

Dual Primary Addressing Mode

The Digital488/80A can be thought of as two identical IEEE 488-to-digital I/O interfaces. Each interface occupies one bus address and has one I/O channel. For this reason the Digital488/80A occupies two bus addresses in an IEEE 488 system.

The default addressing mode on the Digital488/80A is "Dual Primary," in which two consecutive bus addresses are used. Dual Primary addressing offers ease of use at the expense of two bus address locations. This may not be practical for applications in which the bus address locations are required by other equipment. In these situations, "Secondary" addressing mode may be used. Secondary addressing uses a single bus address for multiple interfaces.

When Dual Primary addressing mode is selected with DIP microswitch 8 in the "up" position, then microswitch 1 (LSB of the address) is ignored. The Channel 0 interface resides at an even numbered bus address, while the Channel 1 interface resides at the next higher odd address. For example, if the address switches are set for IEEE 488 bus address 8, Channel 0's interface resides at bus address 8 and Channel 1's interface resides at bus address 9.

Note: Because the IEEE 488 standard has reserved address 31, if address 30 is selected when in Dual Primary addressing mode, then the Digital488/80A defaults to address 28 for Channel 0, and to address 29 for Channel 1.

Secondary Addressing Mode

When Secondary addressing mode is selected with DIP microswitch 8 in the "down" position, then up to four Digital488/80A units can reside at the *same primary bus addresses*. The Secondary addresses at which Channel 0 and Channel 1 reside, are selected with microswitches 6 and 7, as indicated in the adjacent figure.

Note: When in the Secondary address mode, if IEEE 488 primary address 31 is selected, the Digital488/80A unit will automatically default to primary address 30.

For example, if two Digital488/80A units are configured for primary address 08, with the first unit being configured for Secondary addresses 0 and 1, and the second unit configured for Secondary addresses 2 and 3, then the communication is as indicated by the following table.



Addresses 0 and 1

Addresses 2 and 3



Addresses 4 and 5

Addresses 6 and 7

Secondary Address Settings

Communication Example				
To Commu	nicate With:	Use Primary Address:	Use Secondary Address:	
Unit 1	Channel 0	08	00	
	Channel 1	08	01	
Unit 2	Channel 0	08	02	
	Channel 1	08	03	

The following figure compares the Dual Primary and the Secondary addressing modes.



Comparison of Dual Primary & Secondary Addressing Modes

CAUTION

If you would like to experiment with the Digital488/80A unit and the example programs, do not install the HVCX1 option until after experimenting with the unit to avoid software/hardware configuration conflicts. If the HVCX1 option is already installed, replace it with the jumper board to run the example programs.

WARNING

Never disassemble the Digital488/80A case while it is connected to the AC power line! Internal voltage potentials exist which could cause bodily injury or death!

The HVCX1 High Voltage/Current Interface option is a configurable daughter board that allows the Digital488/80A to be used with solenoids, switching relays and other high voltage / high current devices. When using the HVCX1 with an external voltage source, the I/O lines may be configured as high voltage inputs (up to 50 V) or as high voltage / high current outputs. The factory default is all 5 V I/O and handshaking for both channels with all ports set as inputs.

Inputs are configured on a port-by-port basis (in groups of 8 bits). Inputs can be configured to be compatible with 5, 12, 24 and 48 volt logic. The interface voltage for each port may be set independently from other ports.

When the HVCX1 option is used, the data lines of both channels can be configured as high voltage / high current outputs. Outputs can support up to 50 VDC at 200 mA not to exceed 8 A total. When the outputs are configured as high voltage, using internal pull-up resistors (such as the 27K ohm SIP), all 40 output lines on a channel have their pull-ups and integral flyback diodes pulled up to the flyback pin (Pin 48) on the DB-50 connector. When used in this mode, outputs are configured on a per-channel basis. This flyback pin should be connected to the positive supply lead of the power supply used with the external devices. The flyback diode supplies protection against inductive transients.



HVCX1 Option - 5, 12, 24, or 48 Volt Logic Input



HVCX1 Option - High Voltage/Current Output

Pin 48 sets the pull-up logic level for all output lines on a channel. Lines configured with the pull-up can only be used as outputs. These outputs can sink up to 200 mA in the ON state and withstand voltages up to 50 VDC through the use of open collector drivers with integral flyback diodes for inductive load transient suppression.

For more information, see the "Specifications" section in Chapter 1: Digital488/80A Overview.

Determining Ports Setup

Before configuring the HVCX1 option, determine which ports are going to be set up for inputs and which ports for outputs. Determine what voltages are desired for the inputs: 0-5 V, 0-12 V, 0-24 V or 0-48 V. The following chart shows which combinations of outputs and inputs are permitted (limitations set by the *Configuration* (c) software command).

Configuration Command	Port 5	Port 4	Port 3	Port 2	Port 1
CO	Input	Input	Input	Input	Input
C1	Input	Input	Input	Input	Output
C2	Input	Input	Input	Output	Output
C3	Input	Input	Output	Output	Output
C4	Input	Output	Output	Output	Output
C5	Output	Output	Output	Output	Output

Note: If no chips are installed in the input or output side of a port, the Digital488/80A lines are pulled up and the user will receive "FF" from that port.

For convenience, you may want to program the Digital488/80A to power up with your configuration. Refer to the *Configuration* (**c**) and *Save Configuration* (**s**) commands. Input or output status is set using the *Configuration* (**c**) command. To save the input/output status as the new setting for the power-up default, it must be saved as part of the *Recall Configuration* (**o**) command. To set the unit to a particular configuration upon power on, the *Save Configuration* (**s**) command must be used once all the desired options have been selected.

C	H1 CONTROL				CH0 CONTROL
2	25 96	J1 O	DIN-96 Connecto	or O	25 96
	CH1				
J					JP2 DO USER
+5VD	<u> </u>		1		+5VDC
2	25 96	2596 INPUT DIP Pack	2596	DIP Pack INPUT 2596	25 96
╞╞╌╚	SIF Fack 1	CH1 PORT 4	EDR, SERVICE	CH0 PORT 4	
5	25 96		DIP-R Pack	DIP Pack INPUT 2596	25 96
	OUTPUT				
	SIP Pack		CH1		SIP Pack
		CH1 PORT 3	EDR, SERVICE	CH0 PORT 3	
2	25 96	DIP Pack בל 2596 INPUT	DIP-R Pack	DIP Pack INPUT 2596	25 96
	OUTPUT SIP Pack		1		
		CH1 PORT 2		CHO PORT 2	
2	25 96	2596 INPUT DIP Pack		DIP Pack INPUT 2596	25 96
	OUTPUT SIP Pack				OUTPUT
		J2	DIN-96 Connecto	pr O	
		CH1 PORT 1		CH0 PORT 1	
5	25 96	2596 INPUT DIP Pack		DIP Pack INPUT 2596	25 96
	OUTPUT SIP Pack		1		
			-		

To Front of Digital488/80A Unit

To Rear of Digital488/80A Unit

HVCX1 High Voltage/Current Interface Option

To Set Up Input Ports



To Rear of Digital488/80A Unit



Note: All of the components mentioned below are for the port section of the HVCX1 board labelled INPUT.

- 1. Locate the two 5-port sections (one in the right half, one in the left half) of the HVCX1 board labelled INPUT.
- 2. Place the 2596 IC chip into the IC input socket of the port being configured. The notched end of the IC must be to the left (see above figure for the proper orientation).
- 3. Install the DIP (dual in-line) pack for the voltage desired. See the chart below for the DIP pack labeling. The notched end of the DIP pack must be to the left (see above figure for the proper orientation).

Inputs	DIP Resistor Values	Label of DIP Pack Supplied with HVCX1 Option
0-5 V	10 ohms	4116R-001-100
0-12 V	20K ohms	4116R-001-203
0-24 V	56K ohms	4116R-001-563
0-48 V	120K ohms	4116R-001-124

4. Verify that no components (the 2596 and SIP pack) are in the OUTPUT section of a port being configured as an input. Having components for the output and input installed in the same port will cause damage to the unit.

To Set Up Handshaking Input Lines

CH1 CONTROL	1			
2596	J1	DIN-96 Connecto	or O	2596
				JP2 IOO USER +5VDC
	CH1 PORT 5		CH0 PORT 5	
25 96	2596 INPUT DIP Pack	25 96	DIP Pack INPUT 2596	25 96
OUTPUT		СНО		
	CH1 PORT 4	EDR, SERVICE	CH0 PORT 4	
25 96	2596 INPUT DIP Pack	DIP-R Pack	DIP Pack INPUT 2596	25 96
	CH1 PORT 3	EDR, SERVICE	CHO PORT 3	
2596	2596 INPUT DIP Pack	DIP-R Pack	DIP Pack INPUT 2596	2596
OUTPUT				
	CH1 PORT 2		CHO PORT 2	
2596			DIP Pack INPUT 2596	2596
I■ SIP Pack				SIP Pack
	J2 O	DIN-96 Connecto	or O	
	CH1 PORT 1		CHO PORT 1	
2596	2596 INPUT DIP Pack		DIP Pack INPUT 2596	2596
				OUTPUT

To Front of Digital488/80A Unit

To Rear of Digital488/80A Unit

HVCX1 High Voltage/Current Interface Option (Handshaking Input Lines Section Highlighted)

Note: All of the components mentioned below are for the central section of the HVCX1 board labelled EDR, SERVICE.

- 1. Locate the center of the HVCX1 board labelled CH0 EDR, SERVICE and CH1 EDR, SERVICE.
- 2. Install the DIP (dual in-line) pack for the input handshaking voltage desired. See the chart below for the DIP pack labeling. The notched end of the DIP pack must be to the left (see above figure for the proper orientation).

Inputs	DIP Resistor Values	Label of DIP Pack Supplied with HVCX1 Option
0-5 V	10 ohms	4116R-001-100
0-12 V	20K ohms	4116R-001-203
0-24 V	56K ohms	4116R-001-563
0-48 V	120K ohms	4116R-001-124

3. Verify that the appropriate DIP packs are installed in the CH0 EDR, SERVICE section for the Channel 0 settings, and in the CH1 EDR, SERVICE section for the Channel 1 settings.

To Set Up Output Ports



To Rear of Digital488/80A Unit

Note: All of the components mentioned below are for the port section of the HVCX1 board labelled OUTPUT.

- 1. Locate the two 5-port sections (one in the right end, one in the left end) of the HVCX1 board labelled OUTPUT.
- 2. Place the 2596 IC chip into the IC input socket of the port being configured. The notched end of the IC must be to the left (see above figure for the proper orientation).
- 3. When configuring the option for high voltage, install the 27K SIP (single in-line) pack pull-up resistor network (labeled 9X-1-273) in the SIP socket in the OUTPUT section. Make sure Pin 1 of the SIP pack, as denoted by the square dot, is toward the left (see above figure for the proper orientation). This pin must be connected to an external voltage supply in order to achieve the desired logic level.
- 4. Verify that no components (the 2596 and DIP pack) are in the INPUT section of a port being configured as an output. Having components for the output and input installed in the same port will cause damage to the unit.

To Set Up Handshaking Output Lines

With the HVCX1 option, the Digital488/80A handshaking outputs (Trigger, Inhibit, Strobe and Clear) can be set. The user-defined voltage is the voltage supplied through Pin 48 of the channel (voltage is the same as the data lines for ports configured as outputs). Handshaking output lines are changed as a group and cannot have their sense reconfigured; handshaking inputs are always inputs, and handshaking outputs are always outputs. There is one group of handshaking output lines per channel (i.e. CH0 has handshaking set and CH1 has handshaking set). Handshaking may be done at TTL levels even if digital I/O is set for a higher range.

HVCX1 High Voltage/Current Interface Option (Output Ports Section Highlighted)

CH1 CONTROL 2596 CH1 JP1 OU USER +5VDC	J1	DIN-96 Cannecta	or O	CH0 CONTROL 2596 CH0 JP2 OUSER +5VDC +VDC
2 2596 OUTPUT ■ SIP Pack 2 2596 OUTPUT ■ SIP Pack 2 2596 OUTPUT	CH1 PORT 5 CH1 PORT 5 CH1 PORT 4 CH1 PORT 4 CH1 PORT 3 CH1 PORT 3 DIP Pack	CH0 EDR, SERVICE DIP-R Pack CH1 EDR, SERVICE DIP-R Pack	CH0 PORT 5 DIP Pack INPUT 2596 CH0 PORT 4 DIP Pack INPUT 2596 CH0 PORT 3 DIP Pack INPUT 2596	2596 OUTPUT ■ SIP Pack 2596 OUTPUT ■ SIP Pack 2596 OUTPUT
I■ SIP Pack 2 2598 OUTPUT I■ SIP Pack	CH1 PORT 2 2596 INPUT DIP Pack J2 DIP Pack	DIN-96 Connecto	CH0 PORT 2 DIP Pack INPUT 2596	I■ SIP Pack 2 2596 OUTPUT I■ SIP Pack
2596 OUTPUT ■ SIP Pack	CH1 PORT 1 2 2596 INPUT DIP Pack		CHO PORT 1	2596 OUTPUT ■ SIP Pack

To Front of Digital488/80A Unit

To Rear of Digital488/80A Unit

HVCX1 High Voltage/Current Interface Option (Handshaking Output Lines Section Highlighted)

All of the components mentioned below are for the upper-corner sections of the HVCX1 Note: board labelled CONTROL.

- 1. Locate the upper corners of the HVCX1 board labelled CH1 CONTROL and CH0 CONTROL.
- In these CH1 CONTROL and CH0 CONTROL sections, the handshaking outputs are set by jumpers JP1 2. and JP2, for either +5 VDC (TTL) or a user-defined voltage (see following figure for the proper jumper settings).



JP1 set for +5VDC TTL option

Handshaking Output Lines Sections (JP1 & JP2 Options)

To Install the HVCX1 Option



When the HVCX1 option is used, the I/O lines are hardware configured as either inputs or outputs. The hardware and software configurations for the input and output ports must agree. The Digital488/80A unit is protected from configuration conflict, but the I/O lines will not respond properly.

Note: If disassembly or disconnections are necessary, first turn off the power, next disconnect the AC power line, and then any other cables, prior to disassembly.

CAUTION

- 1. When the input and output port configurations on the HVCX1 option are complete, record the settings on the *Digital488/80A HVCX1 Configuration Record* supplied with your user's manual or provided in Appendix A of this manual.
- 2. Turn off the power. Next, disconnect the AC power line cord, and then all other test cables from the unit.
- 3. Place the unit on a flat surface. Remove the four screws on top of the case and remove the top cover.
- 4. Locate the two DIN-96 connectors on the HVCX1 board labelled J1 and J2, and the two DIN-96 connectors on the Digital488/80A main board labelled J4 and J1.

Note: If the HVCX1 option was not factory installed, the DIN-96 connectors have a jumper board plugged into them. Remove the jumper board.

- 5. Hold the HVCX1 board upside down, with the label FRONT toward the front of the Digital488/80A and the label REAR toward the back of the Digital488/80A.
- 6. Line up the J1 DIN-96 on the HVCX1 board with the J4 DIN-96 on the Digital488/80A main board. Line up the J2 DIN-96 on the HVCX1 board with the J1 DIN-96 on the Digital488/80A main board.



HVCX1 Board Installation

- 7. Press down the HVCX1 board gently but firmly to plug together the DIN-96 connectors. Be careful not to bend any DIN-96 connector pins.
- 8. Carefully reassemble the unit.
- **Note:** For re-assembly, first reconnect the AC power line, and then any other cables, prior to reapplying power to the entire system.

CAUTION

When the HVCX1 option is used, the I/O lines are hardware configured as either inputs or outputs. The hardware and software configurations for the input and output ports must agree. The Digital488/80A unit is protected from configuration conflict, but the I/O lines will not respond properly.

The Digital488/80A has two DB-50 connectors -- Channel 0 and Channel 1 -- each of which provides 40 data lines programmable in groups of 8 bits as either input or output ports. The following figure illustrates one of the digital I/O DB-50 connectors as viewed from the rear panel of the Digital488/80A. Both Channel 0 and Channel 1 DB-50 connectors are identical.



	DB-50 Connector					
Pin	Description	Comment	Pin	Description	Comment	
1	Port 1 Bit 1	I/O, Port 1 LSB	26	Port 4 Bit 2	Input/Output	
2	Port 1 Bit 2	Input/Output	27	Port 4 Bit 3	Input/Output	
3	Port 1 Bit 3	Input/Output	28	Port 4 Bit 4	Input/Output	
4	Port 1 Bit 4	Input/Output	29	Port 4 Bit 5	Input/Output	
5	Port 1 Bit 5	Input/Output	30	Port 4 Bit 6	Input/Output	
6	Port 1 Bit 6	Input/Output	31	Port 4 Bit 7	Input/Output	
7	Port 1 Bit 7	Input/Output	32	Port 4 Bit 8	I/O, Port 4 MSB	
8	Port 1 Bit 8	I/O, Port 1 MSB	33	Port 5 Bit 1	I/O, Port 5 LSB	
9	Port 2 Bit 1	I/O, Port 2 LSB	34	Port 5 Bit 2	Input/Output	
10	Port 2 Bit 2	Input/Output	35	Port 5 Bit 3	Input/Output	
11	Port 2 Bit 3	Input/Output	36	Port 5 Bit 4	Input/Output	
12	Port 2 Bit 4	Input/Output	37	Port 5 Bit 5	Input/Output	
13	Port 2 Bit 5	Input/Output	38	Port 5 Bit 6	Input/Output	
14	Port 2 Bit 6	Input/Output	39	Port 5 Bit 7	Input/Output	
15	Port 2 Bit 7	Input/Output	40	Port 5 Bit 8	I/O, Port 5 MSB	
16	Port 2 Bit 8	I/O, Port 2 MSB	41	Clear	Output only	
17	Port 3 Bit 1	I/O, Port 3 LSB	42	Data Strobe	Output only	
18	Port 3 Bit 2	Input/Output	43	Trigger	Output only	
19	Port 3 Bit 3	Input/Output	44	Inhibit	Output only	
20	Port 3 Bit 4	Input/Output	45	Service Input	Input only	
21	Port 3 Bit 5	Input/Output	46	External Data Ready	Input only	
22	Port 3 Bit 6	Input/Output	47	(Not Used)	(Not Used)	
23	Port 3 Bit 7	Input/Output	48	HVCX1 Flyback	Flyback	
24	Port 3 Bit 8	I/O, Port 3 MSB	49	+5 V	50 mA maximum load	
25	Port 4 Bit 1	I/O Port 4 LSB	50	I/O Common	Ground	

Rear Panel DB-50 Connector Pin-Out

Using the HVCX1 Option for High Voltage/Current Outputs



Never connect external high-level devices to a Channel 0 port or to a Channel 1 port which has not first been configured for this purpose. Failure to do so may result in damage to the Digital488/80A.

The HVCX1 option provides buffering for all the digital I/O lines on the Digital488/80A. This means that the HVCX1 option has 80 digital I/O lines that are divided into two 40-bit channels -- Channel 0 and Channel 1. Each channel is divided into five eight-bit ports. Six high-level ASCII commands configure the ports to be all inputs, all outputs or combinations in between. Thus, a configuration can range from 80 input lines to 80 output lines or combinations in between in multiples of 8 bits.

CAUTION

Once the Channel port(s) are configured for high level operation, they can be used to drive devices such as switching relays, solenoids and displays. For example, a typical application may require a lamp and a relay to be driven by the Digital488/80A. The relay is connected to data line 27 (Port 4) and the lamp is connected to data line 37 (Port 5). These two ports must be configured as high-level outputs. These devices would be connected as shown in the following figure.



DB-50 Connector Using Lines for a Lamp and Flyback

Since a relay is used for this application, the flyback terminal is connected to the positive terminal of the external power supply. Note also that the Ground lead of the power supply should be connected to Pin 50 on the DB-50 connector. Remember that ports configured as high-level outputs can only be used as outputs.

Digital488/80A Power & Assembly

Introduction..... 19 Internal Components..... 19 Factory Service..... 19 Power Line & Fuse Configuration..... 20 Line Voltage Selection..... 20 To Select the Line Voltage 21 Fuse Replacement..... 22 To Replace the Fuse..... 22 Rack-Mount & Bench-Top Assembly..... 23 Rack Mount..... 23 Bench Top..... 23 Power-Up & Programming Tests..... 24 Power-Up Activation 24 Programming Examples.....25 KYBDCTRL.BAS Program 25 To Run the Keyboard Controller Program 25 Digital488/80A Command Responses 26

Introduction

Internal Components

The heart of the Digital488/80A is a 6809 microprocessor [U1] supported by 8K bytes of firmware EPROM [U2] and 32K bytes of battery-backed-up RAM [U3]. Interface to the IEEE 488 bus is accomplished by a 9914 interface chip [U13]. A 65B22 [U14] generates real-time interrupts for the firmware operating system and also drives the front panel LED indicators. The digital I/O ports are controlled through 6821 interface chips [U7, U8, U9, U10, U11, U16]. High-voltage, high-current output capability is provided on both channels if the HVCX1 option is used. Power is supplied by an on-board transformer and full-wave rectifier. Regulation to the required +5 volts is provided by an 78T05CT [U15].

Address	Device	Part Number	Function
\$0000-\$7FFF	U3	84256	32K x 8 RAM
\$8010-\$8014	U7	68B21	Digital I/O
\$8020-\$8024	U8	68B21	Digital I/O
\$8040-\$8044	U9	68B21	Digital I/O
\$8080-\$8084	U10	68B21	Digital I/O
\$8100-\$8104	U11	68B21	Digital I/O
\$8200-\$8204	U16	68B21	Digital I/O
\$8800-\$8810	U14	65B22	Timer, Digital I/O
\$9000-\$9907	U13	TMS9914A	IEEE 488 Interface
\$E000-\$FFFF	U2	2764	Programmed EPROM

The memory space allocation on the Digital488/80A is:

Factory Service

Chapter 7: Troubleshooting provides a troubleshooting reference for possible solutions to technical problems. Before calling for technical assistance, refer to this chapter.

However, if problems in using the Digital488/80A still persist, you should contact the factory. Many problems can be resolved by discussing the problems with the appropriate applications department. If the problem cannot be solved by this method, you will be instructed as to the proper return procedure.

Power Line & Fuse Configuration

The power configuration of the Digital488/80A unit consists of selecting the line voltage and replacing the fuses. Each Digital488/80A unit has a factory default to operate at 105-125 volts AC. However, each unit may be operated at either 105-125 or 210-250 VAC.

WARNING



WARNING



Never disassemble the Digital488/80A case while it is connected to the AC power line! Internal voltage potentials exist which could cause bodily injury or death!

To change the operating voltage of the Digital488/80A unit, it is necessary to open the enclosure. However, before modifying the voltage, disconnect any input or output connections from the rear panel of the affected unit and then disconnect the power cord from the power line terminal.

Line voltage must be set for 105-125 or 210-250 VAC to match the power being supplied to the Digital488/80A unit. If the line voltage is changed, the fuse must also be changed. Refer to the following text for the line voltage switch and fuse locations.

Line Voltage Selection

CAUTION



Service: Fuse replacement and the changing of selected line voltage must be performed by qualified service personnel. Never open the Digital488/80A case while it is connected to the AC line. Contact with voltage potentials could cause bodily injury or death!

As already mentioned, the Digital488/80A may be operated with 105-125 or 210-250 VAC, 50-60 Hz power, as set by its internal line-voltage switch (labelled S4). Each unit is shipped from the factory with this operating voltage setting marked on its rear panel. If this is not the appropriate power setting to be supplied to the unit, then the line voltage and power fuse must be changed to avoid damage to the unit. The line-voltage selection procedure is outlined in the following steps.

Note: If disassembly or disconnections are necessary, first turn off the power, next disconnect the AC power line, and then any other cables, prior to disassembly.

To Select the Line Voltage

- 1. Turn off the power. Next, disconnect the AC power line cord, and then all other test cables from the unit.
- 2. Place the unit on a flat surface. Remove the four screws on top of the case and remove the top cover.
- 3. Located next to the main power supply transformer is the line voltage selection switch (labelled S4). Using a small screwdriver, insert the tip of the screwdriver into the slot of the switch and slide the switch to the left or right *until it "clicks" into place* with the desired line voltage selection visible.



Top View of Digital488/80A Circuit Board

CAUTION

It is possible to place the line voltage switch (S4) in a partial position which could cause equipment damage or malfunction. When changing the position of the line voltage selection switch (S4), make sure the switch is completely positioned to the 115 V or 220 V selection. The switch will "click" into place when properly positioned.

4. Install a power line fuse appropriate for the line voltage. See section *Fuse Replacement – Step 3*, following this section.

CAUTION

Fuse Failure: Fuse failure indicates a possible problem within the device circuitry. If a fuse blows, contact a qualified service representative. Replacement fuses are to be installed by qualified service personnel with the unit disconnected from the power source and with all other terminals disconnected. If the line voltage selector is changed, then the fuse designated for that line voltage must be used.

- 5. Make note of the new voltage setting for later reference.
- 6. Carefully reassemble the unit.
- **Note:** For re-assembly, first reconnect the AC power line, and then any other cables, prior to reapplying power to the entire system.

Fuse Replacement



Service: Fuse replacement and the changing of selected line voltage must be performed by qualified service personnel. Never open the Digital488/80A case while it is connected to the AC line. Contact with voltage potentials could cause bodily injury or death!

The Digital488/80A unit contains an internal AC line fuse. The fuse is located next to the internal line-voltage switch (S4). You may replace the fuse by using the procedures found in the following text.

CAUTION

Note: If disassembly or disconnections are necessary, first turn off the power, next disconnect the AC power line, and then any other cables, prior to disassembly.

To Replace the Fuse

- 1. Turn off the power. Next, disconnect the AC power line cord, and then all other cables from the unit.
- 2. Place the unit on a flat surface. Remove the four screws on top of the case and remove the top cover.
- 3. Located next to the line-voltage selection switch (labelled S4) is the power fuse. Gently pull upward on the plastic fuse housing. The entire housing with the fuse inside should be removed.
- 4. Open the fuse housing by pushing up on the tab on the bottom of the housing. Remove the fuse, and replace it with the proper type using the following list as a guide:
 - For line voltage 105-125 V, use fuse type 1/4 A, Slo Blo, 3AG
 - For line voltage 210-250 V, use fuse type 1/8 A, Slo Blo, 3AG

CAUTION



Fuse Failure: Fuse failure indicates a possible problem within the device circuitry. If a fuse blows, contact a qualified service representative. Replacement fuses are to be installed by qualified service personnel with the unit disconnected from the power source and with all other terminals disconnected. If the line voltage selector is changed, then the fuse designated for that line voltage must be used.

- 5. Close the housing. Insert the fuse into the fuse holder.
- 6. Make note of the new fuse rating for later reference. If you have also changed the operating line-voltage selection, return to the previous section *Line Voltage Selection Step 5*.
- 7. Carefully reassemble the unit.
- **Note:** For re-assembly, first reconnect the AC power line, and then any other cables, prior to reapplying power to the entire system.

Rack-Mount & Bench-Top Assembly

The Digital488/80A includes accessories for rack-mount or bench-top assembly.

Rack Mount



Attaching a Rack-Mount Bracket

If rack-mount assembly is required, remove the two plastic screws from the pre-drilled holes on each side of the unit. Since the unit can be mounted with the front or rear panel facing the front of the rack fixture, remove only those screws from the set of holes that will be toward the front of the rack. Attach the two rack ears using the enclosed screws.

Bench Top

If bench-top assembly is required, install the self-adhesive rubber feet on the bottom of the unit approximately one inch from each corner.

Power-Up & Programming Tests

Power-Up Activation

CAUTION



Line Voltage: The protective conductor terminal on the AC line connector must be connected to an external protective earthing system. Failure to make such a connection will impair protection from shock.

LED Patterns for Error Conditions							
Condition	LED Indicators						
Condition	TALK	LISTEN	SRQ	ERROR	TEST	POWER	
Normal (No Errors)	(Off)	(Off)	(Off)	(Off)	(Off)	ON	
ROM Error	ON	ON	ON	ON	ON	ON	
RAM Error	FLASHING	FLASHING	FLASHING	FLASHING	FLASHING	ON	
NV-RAM Checksum Error	(Off)	(Off)	(Off)	ON	(Off)	ON	
No Power	(Off)	(Off)	(Off)	(Off)	(Off)	(Off)	

With the power cord plugged in and connected to the Digital488/80A, turn on the unit by depressing the rear-panel power switch. All of the front-panel LED indicators should light up for approximately one second while the Digital488/80A performs an internal ROM and RAM self-check. At the end of this self-check all of the LED indicators should turn off except for *POWER*.

Otherwise, the Digital488/80A may be in an error condition according to the one of the four following LED patterns:

- If all of the LED indicators remain on: Then a ROM error has occurred.
- *If the POWER LED indicator remains on while the rest of the LED indicators flash continuously:* Then a RAM error has occurred. Try cycling the power to the Digital488/80A to determine that the error is repeatable.
- If the POWER and ERROR LED indicator remain on while the rest of the LED indicators are off: Then a checksum error on Non-Volatile RAM occurred, and the saved configurations may be lost. The checksum error condition may be cleared by doing a save of a configuration using the Save Configuration (s) command.

Note: The error condition *cannot* be cleared by using the *Query Error Status* (E?) command.

• *If all of the LED indicators are off:* Then there may not be any power being supplied to the Digital488/80A. In this event, check to make sure that the AC power cable is securely connected at both ends. Otherwise, there may be a problem with the fuse. For more information, see section *Power Line & Fuse Configuration* earlier in this chapter.

For convenience, you may want to program the Digital488/80A to power up with your configuration. Refer to the *Configuration* (c) and *Save Configuration* (s) commands. Input or output status is set using the *Configuration* (c) command. To save the input/output status as the new setting for the power-up default, it must be saved as part of the *Recall Configuration* (c) command. To set the unit to a particular configuration upon power on, the *Save Configuration* (s) command must be used once all the desired options have been selected.

Programming Examples

The Digital488/80A programming examples use the Personal488 PC/IEEE 488 controller interface and the BASIC Keyboard Controller (KBC) program. This KBC program **KYBDCTRL.BAS** is included on the disk and is listed below.

KYBDCTRL.BAS Program

```
10 ' Personal488 Keyboard Controller Program
20 '
30 ' For use with the IOtech Personal488
40 ' IEEE 488 interface
50 '
100 OPEN "\DEV\IEEEOUT" FOR OUTPUT AS #1
110 IOCTL#1, "BREAK"
120 PRINT#1, "RESET"
130 OPEN "\DEV\IEEEIN" FOR INPUT AS #2
140 '
150 ON ERROR GOTO 300
160 PRINT#1, "ERROR OFF"
170 '
180 LINE INPUT "CMD> ", CMD$
190 PRINT#1,CMD$
200 '
210 IF IOCTL$(2) <>"1" THEN 180
220 PRINT INPUT$(1,2);
230 GOTO 210
290 '
300 ' Error Handler
310 '
320 IOCTL#1, "BREAK"
330 PRINT#1, "STATUS"
340 INPUT#2,ST$
350 PRINT CHR$(7); "Error #"; MID$(ST$,15,2); ": "; MID$(ST$,27)
360 RESUME NEXT
```

The Keyboard Controller (KBC) program allows direct communication with the Digital488/80A (or any IEEE 488 device on the bus) via the keyboard, and displays any responses on the screen. This program is a convenient method of exercising the Digital488/80A and becoming familiar with the commands and their actions.

To Run the Keyboard Controller Program



- 1. First, verify that the rear-panel DIP switch S1 is set for Dual Primary addressing mode (factory default), and for IEEE 488 bus primary address 8 (factory default).
- 2. Connect an IEEE 488 cable from the IEEE 488 connector on the Digital488/80A to the IEEE 488 connector on the Personal488 PC/IEEE 488 controller interface card.
- 3. Turn on the Digital488/80A by depressing the rear-panel power switch. All of the front-panel LED indicators should light up for approximately one second while the Digital488/80A performs an internal ROM and RAM self-check. At the end of this self-check all of the LED indicators should turn off except for *POWER*.
- 4. From the MS-DOS prompt on your computer screen, run the Keyboard Controller Program **KYBDCTRL.BAS** and verify that the **CMD**> prompt appears on the screen.

Digital488/80A Command Responses

_		-
	(1)	CMD>
	(2)	CMD>OUTPUT 08;T1X
	(3)	CMD>OUTPUT 08;TOX
	(4)	CMD>CLEAR
	(5)	CMD>OUTPUT 08;U0X
	(6)	CMD>ENTER 08 1.0 C0 E0 F0 G0 I000 K0 L0000 M000 P0 R0 Y0
	(7)	CMD>OUTPUT 09;U0X
	(8)	CMD>ENTER 09 1.0 C0 E0 F0 G0 I000 K0 M000 P0 R0 Y0
	(9)	CMD>OUTPUT 08;C?
	(10)	CMD>ENTER 08 C0
	(11)	CMD>OUTPUT 08;C5X
	(12)	CMD>OUTPUT 08;C?
	(13)	CMD>ENTER 08 C5
	(14)	CMD>OUTPUT 09;C?
	(15)	CMD>ENTER 09 C0
	(16)	CMD>OUTPUT 08;G2 R0 X
	(17)	CMD>OUTPUT 08;D123Z X
	(18)	CMD>ENTER 08 000000123
	(19)	CMD>OUTPUT 08;A37 X
	(20)	CMD>ENTER 08 1000000123

The above is a listing of the commands given to the Digital488/80A and the response received. Some commands and command responses are separated by extra vertical and horizontal spaces for clarity although these spaces will not actually appear when using the program. These command responses are explained as follows:

- *Line 1:* Initial command prompt from the Keyboard Controller program.
- *Line 2:* Instruct the Digital488/80A to turn on its *TEST* LED indicator. The *TEST* LED indicator should light up.
- *Line 3:* Instruct the Digital488/80A to turn off its *TEST* LED indicator. The *TEST* LED indicator should turn off.
- *Line 4:* Reset the Digital488/80A.
- *Line 5:* Retrieve the Channel 0 status (IEEE 488 bus address 08).
- *Line 6:* The status message shows that all default options are in use.
- *Line 7:* Retrieve the Channel 1 status (IEEE 488 bus address 09).
- Line 8: The status message shows that all default options are in use.
- *Line 9:* Retrieve the status of the port configuration mode for Channel 0.
- *Line 10:* The status message shows that the default port configuration co is in use.
- *Line 11:* Program all the Channel 0 Ports as outputs.
- Line 12: Retrieve the status of the port configuration mode for Channel 0.
- *Line 13:* The status message shows that the *Configuration* (C) command C5 was executed.
- *Line 14:* Retrieve the status of the port configuration mode for Channel 1.
- *Line 15:* The status message shows that the default port configuration co is in use.
- *Line 16:* Program the Digital488/80A Channel 0 to send output data when addressed to Talk.
- *Line 17:* Send the data 123 to Channel 0.
- Line 18: Read the data from Channel 0. The message shows the data 123.
- Line 19: Program the Digital488/80A to set Bit 37 on Channel 0.
- *Line 20:* Read the data from Channel 0. The message shows that Bit 37 is set, and also the previous data 123.

The above examples may also be repeated using Secondary addressing mode. To do this, turn off the Digital488/80A, and set the rear-panel DIP switch S1 for Secondary addressing mode. Then repeat the above commands, substituting IEEE 488 bus address 0800 for 08, and address 0801 for 09, in all of the commands.

Notes

Digital488/80A Operation

Introduction..... 29

Handshaking/Control Lines..... 29

```
Clear (Pin 41)..... 30
Data Strobe (Pin 42)..... 30
Trigger (Pin 43)..... 30
Inhibit (Pin 44)..... 31
Service (Pin 45)..... 31
External Data Ready (Pin 46)..... 31
IEEE 488 Bus Support..... 32
```

Bus Lines..... 32 Bus Commands..... 32 Bus Addresses..... 34

Bus Terminators..... 34

Introduction

Each 40-bit channel has six handshaking/control lines, as follows:

- *Clear (Pin 41):* This output line is pulsed whenever a Device Clear (DCL) or Selected Device Clear (SDC) command is received from the IEEE 488 controller.
- **Data Strobe (Pin 42):** This output is pulsed when the IEEE 488 controller presents new data on the I/O lines.
- *Trigger (Pin 43):* This output signal is pulsed when a Group Execute Trigger (GET) command is received on the bus.
- *Inhibit (Pin 44):* This output line is asserted while the IEEE 488 controller is reading data from input lines.
- Service (Pin 45): This line is an edge-triggered input that generates a Service Request on the bus.
- External Data Ready (Pin 46): This input line is used to latch digital input data on the I/O lines.

These lines are more-fully discussed in the following text.

Handshaking/Control Lines

The six control lines on each channel enable handshaking of digital I/O data transfer to the Digital488/80A. They are automatically activated with the corresponding I/O activity and can also be independently activated with the *Handshake* (\mathbf{H}) command. For all descriptions that follow, information on the function and action of a given line is true for both channels except where noted.



Timing Diagram for Clear Output

The Clear output can be pulsed for approximately 50 microseconds after a Device Clear (DCL), Selected Device Clear (SDC), or Interface Clear (IFC) command has been sent on the bus, determined by the *Format* (F) mode of each channel. Execution of an SDC to either channel or a DCL affects both channels. The effect depends on whether either channel is in the High Speed Binary (F5) mode. If in the F5 mode, the channels in this mode have their command interpreter re-enabled and then they are returned to the ASCII Hexadecimal (F0) mode. All other parameters remain unchanged. In addition, the Clear lines on both channels are not pulsed. If neither channel is in the F5 mode, an SDC to either channel or a DCL returns both channels to their power-up configuration and pulses both Clear lines for approximately 50 microseconds.

The Clear line is normally active high. The *Invert* (I) command programs it active low (I8). The *Handshake* (H) command can pulse the Clear line of either channel (H0), independent of any I/O operations.

Data Strobe (Pin 42)



Timing Diagram for Data Strobe Output

The Data Strobe output is pulsed for approximately 50 microseconds after new data are output on the I/O port. The Data Strobe line is normally active high, but may be programmed active low (I4) by the *Invert* (I) command. The *Handshake* (H) command can pulse the Data Strobe line (H1), independent of any I/O operations. The Data Strobe output is not pulsed when *Bit Set* (A) or *Bit Clear* (B) commands are executed.

Trigger (Pin 43)



Timing Diagram for Trigger Output

The Trigger output is pulsed for approximately 50 microseconds after a Group Execute Trigger (GET) command is received from the bus controller. The trigger pulse is normally active high, but can be made active low (I2) with the *Invert* (I) command. The *Handshake* (H) command can independently pulse the Trigger line (H2), independent of any bus activity.
Inhibit (Pin 44)

The Inhibit output is asserted while data on the selected I/O port are being read into the I/O port buffer. This line is normally active high but may be programmed active low (II) by the *Invert* (I) command. The Inhibit line can be programmed independent of any I/O operations with the *Inhibit* (Q) command.

The Inhibit line is asserted once for each data read operation for all *Format* (**F**) modes except high speed binary (**F5**). In this mode, it is asserted for the first data read after the Digital488/80A is addressed to talk. On the last data byte transfer, the data are read again with Inhibit asserted in anticipation of another data transfer. If Inhibit is used to sequence external hardware, you should be aware that this line pulses N+1 times where N is the number of total 5-byte data transfers.

The Inhibit Line is not pulsed when reading a particular bit status using the User Status (U) command.



Timing Diagram for EDR Input & Inhibit Output

Service (Pin 45)

The Service input is an edge sensitive input capable of generating a bus Service Request (srq). It is enabled with the *Service Request Mask* (m) command and defaults to rising-edge sensitive. The *Invert* (I) command can be used to program it to be falling-edge sensitive (I64).

External Data Ready (Pin 46)

The External Data Ready (EDR) line is an edge sensitive input used to latch input data. It is used in conjunction with the *Data Ready* (\mathbf{R}) command. The EDR signal must be at least 1 microsecond wide and must have a rise and fall time of less than one microsecond. The EDR line is normally rising-edge sensitive but can be programmed with the *Invert* (\mathbf{I}) command to be falling-edge sensitive ($\mathbf{I32}$).

When using the EDR line with the *Data Ready* (\mathbf{R}) command $\mathbf{R1}$, data is not read when the Digital488/80A is addressed to talk, as it is read with command $\mathbf{R0}$. The Digital488/80A only outputs data when the EDR line transitions.

When using the EDR line with the **R2** command, data is read and stored in an internal data buffer each time the EDR line transitions. The Digital488/80A only outputs data when there is data in the buffer to output.

EDR is not functional in the high speed binary (F5) format.

IEEE 488 Bus Support

The Digital488/80A implements many of the capabilities defined by the IEEE 488 1978 specification. These capabilities are discussed in the following text. However, the *bus lines* (uniline) and *bus commands* (multiline) that the Digital488/80A does *not* support, or respond to, include the following:

REN	Remote Enable (uniline)	PPC	Parallel Poll Configure
GTL	Go to Local	PPD	Parallel Poll Disable
LLO	Local Lock Out	PPU	Parallel Poll Unconfigure
PP	Parallel Poll	TCT	Take Control

Bus Lines

The following IEEE 488 bus management lines are supported by Digital488/80A:

- *Interface Clear* (IFC): IFC places the Digital488/80A in the Talker/Listener Idle State, and pulses the Clear output line for approximately 50 microseconds.
- Service Request (SRQ): Whenever the Digital488/80A generates a Service Request (SRQ), a Serial Poll of either channel will return a Serial Poll Status byte of at least 64 (decimal) showing that the SRQ was generated by the Digital488/80A.

In order to determine which channel generated the **SRQ**, use the *Service Request Mask* (M) command with the *Query* (?) option, or M?, to recall what **SRQ** conditions are selected. The Digital488/80A returns M0 if **SRQs** are disabled, or returns a response between either M1 through M7, or M16 through M23, depending on what **SRQs** conditions are selected.

The following BASIC program illustrates one approach for handling Service Requests:

PRINT#1,"SPOLL08" INPUT#2,SRQ08	Serial poll Channel 0
PRINT#1,"SPOLL09" INPUT#2,SRQ09	Serial poll Channel 1
PRINT#1,"OUTPUT08;M?" PRINT#1,"ENTER08" INPUT#2,M08\$	Retrieve SRQ selection(s) from Channel 0
PRINT#1,"OUTPUT09;M?" PRINT#1,"ENTER09" INPUT#2,M09\$	Retrieve SRQ selection(s) from Channel 1
IF M08\$="M0" THEN GOTO 500	SRQs disabled Channel 0, test Channel 1
IF M08\$="M1" AND SRQ08 = 65 THEN GOTO 600	Service input transition routine, Channel 0
IF M08\$="M2" AND SRQ08 = 66 THEN GOTO 700 EDR	EDR input transition routine, Channel 0
IF M08\$="M4" AND SRQ08 = 70 THEN GOTO 800	Bus error routine, Channel 0

Note: To allow the Digital488/80A to detect each of the above conditions, the Service Request Mask (M) command must be executed for each condition. More extensive comparisons of the Serial Poll Status Byte and the M? response are needed if multiple SRQ conditions are selected. Refer to the Service Request Mask (M) command in Chapter 6: Digital488/80A Commands.

The Digital488/80A unit may be programmed to generate an srq on power-up by selecting the srq on Ready option (M16) of the *Service Request Mask* (M) command, and saving this selection as part of the power-up configuration (Configuration 0).

Bus Commands

The following IEEE 488 bus commands are supported by Digital488/80A:

• **Device Clear** (DCL): In the F0 through F4 formats, Device Clear resets the Digital488/80A to its power on default state, and pulses the Clear output line for approximately 50 microseconds.

If either channel is in the high-speed binary data format (F5), a DCL or SDC to either channel enables the command interpreter on the channel in the F5 mode, and then changes the format to F0. All other parameters remain unchanged. In addition, the Clear output line is not pulsed by DCL or SDC when either channel is in the F5 mode. This is the only programmable method to exit the F5 format.

- *Group Execute Trigger* (GET): When the Digital488/80A recognizes a GET on either channel, it pulses the Trigger output lines on both channels for approximately 50 microseconds. The *Handshake* (H) command should be issued to the desired channel, if it is desired to pulse only one handshake line (H2).
- *My Listen Address* (MLA): When the Digital488/80A is addressed to Listen in the F0 through F4 format, it accepts characters from the Active Talker and interprets these characters as commands and command parameters.

In the high-speed binary format (F5), the command interpreter is disabled. The Digital488/80A treats all bytes received as data to be output to the digital I/O ports. Each time it receives 5 bytes or detects **EOI**, it pulses the Data Strobe for approximately 15 microseconds. Data is expected in a PORT5, PORT4, PORT3, PORT2, PORT1 sequence.

If only 2 bytes are received, with **EOI** asserted on the second byte, the Digital488/80A updates PORT5 with the first byte received, PORT4 with the second byte received, and pulses the Data Strobe. Since the Digital488/80A treats all received characters as data, the *User Status* (**U**) command is not recognized.

• My Talk Address (MTA): In Data Ready (R) mode R0, when the Digital488/80A is addressed to Talk, the unit asserts Inhibit, reads the data from all ports, unasserts Inhibit, and outputs the data to the bus in the format as defined by the Format (F), Port (P), and Bus Input/Output (G) commands. The output bus terminators are appended to the output with the exception of the F4 and F5 formats. The F4 format does not append terminators. The output format of F5 is separately described. After output in the F0 through F4 formats, the Digital488/80A must be readdressed to Talk to perform subsequent reads.

In *Data Ready* (**R**) mode **R1**, the Digital488/80A waits for an EDR transition on the selected channel before latching the data and formatting it for output. If the EDR line has changed state prior to being addressed to Talk, the data read at the time of EDR is buffered for output when next addressed to Talk. If EDR changes again before the previous EDR buffered data has been output, the Digital488/80A generates an EDR Overrun error and ignores the EDR read request. After output in the **F0** through **F4** formats, the Digital488/80A must be readdressed to Talk to perform subsequent buffered output of EDR captured data.

In *Data Ready* (**R**) mode **R2**, the Digital488/80A waits for an EDR transition on the selected channel before latching the data and storing them in the internal data buffer. Up to 2000 readings may be latched and stored. The EDR and Inhibit lines function in the same manner as in the **R1** mode. If an attempt is made to store more than 2000 readings, the Digital488/80A generates an Overrun error. After output in the **F0** through **F4** formats, the Digital488/80A must be readdressed to Talk to perform subsequent buffered output of EDR captured data.

In any *Data Ready* (\mathbf{R}) mode, the Digital488/80A can request status using the *User Status* (\mathbf{U}) command without affecting the data ports or the Inhibit line. After the requested status is output, the presently programmed \mathbf{R} mode returns.

EDR cannot be used to capture data in the high-speed binary format (**F5**). When addressed to Talk in this format, it asserts Inhibit, reads the data from all ports, unasserts Inhibit, and outputs the binary data to the bus with EOI asserted on the fifth byte. When the last data byte is transferred, the data is read again in anticipation of another data transfer. If Inhibit is used to sequence external hardware, this line pulses N+1 times, where N is the number of total 5-byte data transfers. In this format, the Digital488/80A does not have to be readdressed to Talk to read the ports multiple times.

With all **F** formats, the data is output in a PORT5, PORT4, PORT3, PORT2, PORT1 sequence.

• Selected Device Clear (SDC): In the F0 through F4 formats, Device Clear resets the Digital488/80A to its power on default state, and pulses the Clear output line for approximately 50 microseconds.

If either channel is in the high-speed binary data format (F5), a DCL or SDC to either channel enables the command interpreter on the channel in the F5 mode, and then changes the format to F0. All other parameters remain unchanged. In addition, the Clear output line is not pulsed by DCL or SDC when either channel is in the F5 mode. This is the only programmable method to exit the F5 format.

- *Serial Poll Disable* (SPD): Disables the Digital488/80A from responding to Serial Polls by the controller.
- Serial Poll Enable (SPE): When Serial Poll Enabled, the Digital488/80A sets itself to respond to a Serial Poll with its Serial Poll Status byte if addressed to Talk. When the Serial Poll byte is accepted by the controller, any pending SRQs are cleared. The Digital488/80A will continue to try to output its Serial Poll response until it is Serial Poll Disabled by the controller.
- Unlisten (UNL): UNL places the Digital488/80A in the Listener Idle State.
- Untalk (UNT): UNT places the Digital488/80A in the Talker Idle State.

Bus Addresses

The IEEE 488 interface standard permits up to 15 devices to be configured within one system. Each of these devices must have a unique address to avoid confusion. In a similar fashion, every building in town has a unique address to prevent one home from receiving another home's mail. Exactly how each device's address is set is specific to the product's manufacturer. Some are set by DIP switches in hardware, others by software. To determine how to set the Digital488/80A addresses, refer to *Chapter 2: Digital488/80A Setup*.

IEEE 488 bus addresses are sent with bus (multiline) commands from the Active Controller. These commands include My Listen Address (MLA), My Talk Address (MTA), Talk Address Group (TAG), and Listen Address Group (LAG).

Bus Terminators

The factory default setting for the Digital488/80A *output* terminating character is Carriage Return, Line Feed (**CR LF**). If necessary, it can be changed using the *Terminator* (**Y**) command. To save the new setting as the power-up default, it must be saved with the *Save Configuration* (**S**) command. Then this new setting can be loaded with the *Recall Configuration* (**O**) command. For more information on these commands, refer to *Chapter 6: Digital488/80A Commands*.

The only *input* terminating character accepted by the Digital 488/80A is the *Execute* (\mathbf{x}) command. All other input terminators are ignored.

History..... 35

General Bus Structure...... 35 Bus Lines & Bus Commands...... 36

Bus Management Lines...... 36 Handshake Lines...... 37 Data Transfer Lines...... 37 Bus Command Groups...... 38 More On Service Requests...... 39

History

The IEEE 488 bus is an instrumentation communication bus adopted by the Institute of Electrical and Electronic Engineers in 1975 and revised in 1978. Prior to the adoption of this standard, most instrumentation manufacturers offered their own versions of computer interfaces. This placed the burden of system hardware design on the end user. If his application required the products of several different manufacturers, then he might need to design several different hardware and software interfaces. The popularity of the IEEE 488 interface (sometimes called the General Purpose Interface Bus or GPIB) is due to the total specification of the electrical and mechanical interface as well as the data transfer and control protocols. The use of the IEEE 488 standard has moved the responsibility of the user from the design of the interface, to the design of the high level software that is specific to the measurement application.

General Bus Structure

The main purpose of the IEEE 488 interface is to transfer information between two or more devices. A device can either be an instrument or a computer. Before any information transfer can take place, it is first necessary to specify which will do the talking (send data) and which devices will be allowed to listen (receive data). The decision of who will Talk and who will Listen usually falls on the System Controller which is, at power on, the Active Controller.

The System Controller is similar to a committee chairman. On a well run committee, only one person may speak at a time and the chairman is responsible for recognizing members and allowing them to have their say. On the bus, the device which is recognized to speak is the Active Talker. There can only be one Talker at a time if the information transferred is to be clearly understood by all. The act of "giving the floor" to that device is called Addressing to Talk. If the committee chairman cannot attend the meeting, or if other matters require his attention, he can appoint an acting chairman to take control of the proceedings. For the IEEE 488 interface, this device becomes the Active Controller.

At a committee meeting, everyone present usually listens. This is not the case with the IEEE 488 interface. The Active Controller selects which devices will Listen and commands all other devices to ignore what is being transmitted. A device is instructed to Listen by being Addressed to Listen. This device is then referred to as an Active Listener. Devices which are to ignore the data message are instructed to Unlisten.

The reason some devices are instructed to Unlisten is quite simple. Suppose a college instructor is presenting the day's lesson. Each student is told to raise their hand if the instructor has exceeded their ability to keep up while taking notes. If a hand is raised, the instructor stops his discussion to allow the slower students the time to catch up. In this way, the instructor is certain that each and every student receives all the information he is trying to present. Since there are a lot of students in the classroom, this exchange of information can be very slow. In fact, the rate of information transfer is no faster than the rate at which the slowest note-taker can keep up. The instructor, though, may have a message for one particular student. The instructor tells the rest of the class to ignore this message (Unlisten) and tells it to that one student at a rate which he can understand. This information transfer can then happen much quicker, because it need not wait for the slowest student.

The IEEE 488 interface transfers information in a similar way, with a method of data transfer called *handshaking*. For data transfer on the IEEE 488 interface, the Active Controller must:

- Unlisten all devices to protect against eavesdroppers.
- Designate a device who will talk by addressing it to Talk.
- Designate all the devices who will listen by addressing them to Listen.
- Indicate to all devices that the data transfer can take place.

Bus Lines & Bus Commands

Bus Management Lines

For the general control and coordination of bus activities, five hardware lines on the IEEE 488 interface are used for bus management. Signals on these lines are often referred to as uniline (single line) commands. The signals are active low (i.e., a low voltage represents an *asserted* logic of "1", and a high voltage represents an *unasserted* logic of "0").

- Interface Clear (IFC): The IFC line is used only by the System Controller. It is used to place all bus devices in a known state. Although device configurations vary, the IFC command usually places the devices in the Talk and Listen Idle states (neither Active Talker nor Active Listener).
- **Remote Enable (REN):** When the System Controller sends the **REN** command, bus devices will respond to remote operation. Generally, the **REN** command should be issued before any bus programming is attempted. Only the System Controller has control of the Remote Enable line.
- Attention (ATN): The ATN line is one of the most important lines for bus management. If Attention is asserted, then the information contained on the data lines is to be interpreted as a multiline command. If it is not, then that information is to be interpreted as data for the Active Listeners. The Active Controller is the only bus device that has control of this line.
- End Or Identify (EOI): The EOI line is used to signal the last byte of a multibyte data transfer. The device that is sending the data asserts EOI during the transfer of the last data byte. The EOI signal is not always necessary, for the end of the data may be indicated by some special character such as carriage return (CR) and/or line feed (LF). The Active Controller also uses EOI to perform a Parallel Poll by simultaneously asserting EOI and ATN.
- Service Request (SRQ): When a device desires the immediate attention of the Active Controller, it asserts SRQ. It is then the responsibility of the controller to determine which device requested service. This is accomplished with a Serial Poll or a Parallel Poll.

Handshake Lines



IEEE 488 Bus Handshaking

The IEEE 488 interface uses three handshake lines in an "I'm ready - Here's the data - I've got it" sequence. This handshake protocol assures reliable data transfer, at the rate determined by the slowest Listener. One line is controlled by the Talker, while the other two are shared by all Active Listeners. The handshake lines, like the other IEEE 488 lines, are active low.

- **Data Valid** (DAV): The DAV line is controlled by the Talker. The Talker verifies that NDAC is asserted (active low) which indicates that all Listeners have accepted the previous data byte transferred. The Talker then outputs data on the bus and waits until NRFD is unasserted (high) which indicates that all addressed Listeners are ready to accept the information. When NRFD and NDAC are in the proper state, the Talker asserts DAV (active low) to indicate that the data on the bus is valid.
- Not Ready for Data (NRFD): The NRFD line is used by the Listeners to inform the Talker when they are ready to accept new data. The Talker must wait for each Listener to unassert this line (high) which they will do at their own rate when they are ready for more data. This assures that all devices that are to accept the information are ready to receive it.
- Not Data Accepted (NDAC): The NDAC line is also controlled by the Listeners. This line indicates to the Talker that each device addressed to Listen has accepted the information. Each device releases NDAC (high) at its own rate, but the NDAC will not go high until the slowest Listener has accepted the data byte.

Data Transfer Lines

To transfer bit-parallel/byte-serial information between devices on the bus, the IEEE 488 interface provides eight data lines (**DIO1** through **DIO8**). These data lines are bidirectional and are active low.

Bus Command Groups

Bus (multiline) commands are bytes sent by the Active Controller over the data bus with Attention (ATN) asserted. These commands are sent to all devices and are divided into the following 5 groups:

- *Addressed Command Group* (ACG): These commands affect only those devices which have previously been addressed to be a Listener. There are 5 bus line addressed commands: GET, GTL, PPD, SDC, and TCT.
- Universal Command Group (UCG): These commands cause every instrument on the bus to carry out the bus function specified (if the instrument is capable of it). There are 5 bus line universal commands: DCL, LLO, PPU, SPD, and SPE.
- Listen Address Group (LAG): These commands address to Listen specified bus devices. There are 31 (0 to 30) Listen addresses associated with this group. The 3 most significant bits of the data bus are set to 001 while the 5 least significant bits are the address of the device being told to Listen.
- *Talk Address Group* (TAG): These commands address to Talk specified bus devices. There are 31 (0 to 30) Talk addresses associated with this group. The 3 most significant bits of the data bus are set to 010 while the 5 least significant bits are the address of the device being told to Talk.
- **Secondary Command Group (SCG):** These commands are used to specify a subaddress or subfunction within a given bus device. These are any one of the 32 possible commands (0 to 31) in this group. They must immediately follow a Talk or Listen address.
- Three bus commands not found in the above 5 groups are: MLA, MTA, and PPC.

All of the IEEE 488 bus commands are further described individually, as follows:

- **Device Clear** (DCL): This command causes all bus devices to be initialized to a pre-defined or power up state.
- *Group Execute Trigger* (GET): This command usually signals a group of devices to begin executing a triggered action. This allows actions of different devices to begin simultaneously.
- Go To Local (GTL): This command allows the selected devices to be manually controlled.
- Local Lock Out (LLO): This command prevents manual control of the instrument's functions.
- *My Listen Address* (MLA): This command addresses a device to Listen. The device accepts data from the Active Talker and outputs this data through the serial interface. It substitutes the selected serial terminators for the received IEEE 488 bus terminators.
- *My Talk Address* (MTA): This command addresses a device to Talk. The device retrieves data from the serial input buffer and outputs it to the IEEE 488 bus. It substitutes the selected IEEE 488 bus terminators for the received serial terminators. The device will continue to output serial input buffer data as long as the IEEE 488 controller allows.
- *Parallel Poll Configure* (PPC): This command configures devices capable of performing a Parallel Poll via the data bit they are to assert in response to a Parallel Poll.
- Parallel Poll Disable (PPD): This command disables the Parallel Poll response of selected devices.
- *Parallel Poll Unconfigure* (PPU): This disables all devices from responding to a Parallel Poll.
- Selected Device Clear (SDC): This command causes a single device to be initialized to a pre-defined or power up state.

- *Serial Poll Disable* (SPD): The command disables all devices from sending their Serial Poll status byte.
- Serial Poll Enable (SPE): This command, when ATN is unasserted, will cause a device that is addressed to Talk, to output its Serial Poll status byte.
- *Take Control* (TCT): This command passes bus control responsibilities from the current Controller to another device which has the ability to control.
- Unlisten (UNL): This command places the device in the Listen Idle state.
- Untalk (UNT): This command places the device in the Talk Idle state.

More On Service Requests

Most of the commands covered, both uniline and multiline, are the responsibility of the Active Controller to send and the bus devices to recognize. Most of these happen routinely by the interface and are totally transparent to the system programmer. Other commands are used directly by the user to provide optimum system control. Of the uniline commands, **SRQ** is very important to the test system and the software designer has easy access to this line by most devices. Service Request is the method by which a bus device can signal to the Controller that an event has occurred. It is similar to an interrupt in a microprocessor based system.

Most intelligent bus peripherals have the ability to assert **SRQ**. A digital multimeter (DMM) might assert it when its measurement is complete, if its input is overloaded or for any of an assortment of reasons. A power supply might **SRQ** if its output has current limited. This is a powerful bus feature that removes the burden from the System Controller to periodically inquire, "Are you done yet?". Instead, the Controller says, "Do what I told you to do and let me know when you're done" or "Tell me when something is wrong."

Since **SRQ** is a single line command, there is no way for the Controller to determine which device requested the service without additional information. This information is provided by the multiline commands for Serial Poll and Parallel Poll.

- Serial Poll: Suppose the Controller receives a service request. For this example, let us assume there are several devices which could assert SRQ. The Controller issues a Serial Poll Enable (SPE) command to each device sequentially. If any device responds with DIO7 asserted, it indicates to the Controller that it was the device that asserted SRQ. Often times the other bits will indicate why the device wanted service. This Serial Polling sequence, and any resulting action, is under control of the software designer.
- **Parallel Poll:** The Parallel Poll is another way the Controller can determine which device requested service. It provides the *who*, but not necessarily the *why*. When bus devices are configured for Parallel Poll, they are assigned one bit on the data bus for their response. By using the Status bit, the logic level of the response can be programmed to allow logical OR/AND conditions on one data line by more than one device. When **SRQ** is asserted, the Controller (under the user's software) conducts a Parallel Poll. The Controller must then analyze the eight bits of data received to determine the source of the request. Once the source is determined, a Serial Poll might be used to determine the why.

Of the two polling types, the Serial Poll is the most popular due to its ability to determine the who and why. In addition, most devices support Serial Poll only.

Notes

Digital488/80A Commands

Introduction..... 41 Command Syntax..... 42 Command Set & Support..... 43 Command Set..... 43 Command Support..... 43 Command Summary..... 44 Command Reference..... 46 A - Bit Set..... 47 B - Bit Clear..... 48 C - Configuration..... 49 D - Data Output..... 50 E? - Query Error Status..... 51 F - Data Format..... 53 G - Bus Input/Output..... 57 H - Handshake..... 58 I - Invert..... 59

K - End-Or-Identify..... 60 L - Buffer..... 61 M - Service Request Mask..... 62 O - Recall Configuration..... 63 P - Port Select..... 64 Q - Inhibit..... 65 R - Data Ready..... 66 S - Save Configuration..... 67 T - Test..... 68 U - User Status..... 69 V - View Configuration..... 72 V? - View Version..... 73 X - Execute..... 74 Y - Bus Terminator..... 75 ? - Query..... 76 Serial Poll Status Byte 77

Introduction

Control of the Digital488/80A is implemented with 23 commands, described here in detail. Examples are given for the commands using a PC functioning as an IEEE 488 controller by using the Personal488 PC/IEEE 488 board and associated Driver488 software. All examples are given using GW-BASIC or BASICA. Commands may be given using upper or lower case letters. The Digital488/80A bus address should be set to 08 for all examples.

In order to establish communication with Driver488 from GW-BASIC or BASICA, the following sequence must be used:

```
OPEN "\DEV\IEEEOUT" FOR OUTPUT AS #1
IOCTL#1,"BREAK"
PRINT#1,"RESET"
OPEN "\DEV\IEEEIN" FOR INPUT AS #2
```

All of the command examples that follow assume that the driver has been properly opened and reset by the above sequence.

Most of the instructions offer a *Query* (?) command extension. This extension can be used to determine the present configuration or mode of a command previously executed. Any number of these Query commands may be combined into one string to allow the user to construct a specialized status command requesting the Digital488/80A to return only that information which is of interest for a given application.

Note: It is necessary that the *Execute* (**x**) command follow all command strings sent to the Digital488/80A. No commands are executed until an **x** is received by the Digital488/80A. The only exceptions to this rule are the *Query* (?) commands, which do not have to be followed by **x**.

CAUTION

If you would like to experiment with the Digital488/80A unit and the example programs, do not install the HVCX1 option until after experimenting with the unit to avoid software/hardware configuration conflicts. If the HVCX1 option is already installed, replace it with the jumper board to run the example programs.

Command Syntax

Operation of the Digital488/80A is accomplished using a set of commands that configure the entire unit. The syntax rules for using the commands are listed below.

• Each command consists of one alphabetic character followed by one number value. The alphabetic character is referred to as the command, and the number value following the command is the command parameter.

Examples			
F5	F specifies the Format command.		
	5 is the parameter which specifies the high-speed binary format.		
L0	L specifies the Buffer command.		
	0 is the parameter which clears the data buffer.		

Commands are interpreted and processed as they are *received but are not executed until the Execute* (x) *command is issued*. (The exceptions to this rule are commands issued with the *Query* (?) parameter which do not need to be followed by the *Execute* (x) command.)

Examples			
KOX	This command (enable EOI) will be executed immediately upon receipt of the X.		
К0	The command will be interpreted, but not executed.		
Х	Upon receipt of the X , the End Or Identify (EOI) command will be executed.		

• ASCII data (formats F0 through F3) specified to be output are preceded by the Data (D) command character and followed by the z suffix.

Example	
D55ZX The ASCII data output specified is 55.	

• Commands may be entered in upper or lower case.

Example	
A1	These 2 commands are interpreted the same way.
a1	

• Spaces between commands and parameters are ignored.

Examples	
F5	This is interpreted the same way as F 5.
S100X	This is interpreted the same as S 1 0 0 X.

• Commands may be sent individually or in a string with other commands.

Example	
PRINT#1, "OUTPUT08;C0X"	These three lines of a program would have the same effect as
PRINT#1, "OUTPUT08; P1X"	the single line below:
PRINT#1, "OUTPUT08;S2X"	PRINT#1, "OUTPUT08;C0 P1 S2 X"

• Due to the structure of the command interpreter, each command may be issued only once within a string. However, the same command may be issued more than once in a string if each usage of the command is followed by the *Execute* (**x**) command.

Example	
PRINT#1,	On Channel 0, you can save Port 3 as Configuration 4 and Port 5
"OUTPUT08;P3 S4 X P5 S6 X"	as Configuration 6 using one command string as shown.

Command Set & Support

Command Set

A	Bit Set	
В	Bit Clear	
C	Configuration	
D	Data Output	
E?	Query Error Status	
F	Data Format	
G	Bus Input/Output	
н	Handshake	
I	Invert	
ĸ	End-Or-Identify (EOI)	
L	Buffer	
М	Service Request Mask	

0	Recall Configuration	
Р	Port Select	
Q	Inhibit	
R	Data Ready	
ន	Save Configuration	
Т	Test	
υ	User Status	
v	View Configuration	
V?	View Version	
х	Execute	
Y	Bus Terminator	

The 23 Digital488/80A commands are listed below:

Command Support

Support for the above 23 commands, includes the *Query* (?) command extension, and the use of the *Serial Poll Status Byte*. For more details, refer to the upcoming "Command Reference" section in this chapter.

Command Summary

The following summary presents all 23 of the Digital 488/80 A commands in alphabetical order according to their command syntax, plus the *Query* (?) command support.

Command		Syntax	Description
A	Bit Set	Abit	Set bit to logic 1, where bit = bit value from 1 to 40.
		A?	Returns bit of the last bit that was set.
		•	·
в	Bit Clear	Bbit	Clear bit to logic 0, where bit = bit value from 1 to 40.
		B?	Returns bit of the last bit that was cleared.
С	Configuration	Cn	Define I/O mode n of ports, where $n = $ value from 0 to 5.
		C0	(Default) Define all 5 ports as input.
		C1	Define Port 1 as output; the other ports are input.
		C2	Define Ports 1 and 2 as output; the other ports are input.
		C3	Define Ports 1 through 3 as output; the other ports are input.
		C4	Define Ports 1 through 4 as output; Port 5 is input.
		C5	Define all 5 ports as output.
		C?	Returns current port configuration mode n .
D	Data Output	DvalZ	Define data to be outputted, where val = data value,
			terminated by z.
		Note:	In the Format F4 mode, the z terminator suffix is not used. In
			the Format F5 mode, both the D command prefix and the Z
			terminator suffix are not used.
E?	Query Error Status	E?	Returns error status code which indicates the last error
			encountered. It returns:
			• E0 if No Error has occurred.
			E1 if Unrecognized Command.
			• E2 if Invalid Command Parameter.
			• E3 if Command Conflict Error.
			• E5 if Non-Volatile RAM Checksum Failure.
			• E6 if Internal Data Buffer Overrun.
		Note:	Except for E5, error is cleared upon reading error status.
-		-	Define formet of data where we have form 0 to 5
F.	Data Format	Fn	Define format n of data, where $\mathbf{n} = \text{value from 0 to 5}$.
		FU	(Default) Define ASCII nexadecimal (4 bits per character).
		FI	Define ASCII character (4 bits per character).
		F2	Define ASCII binary (1 bit per character).
		F3	Define ASCII decimal (8 bits per number).
		F4	Define Binary (each byte = 8 bits).
		F5	Define High-speed binary (each byte = 8 bits).
		F?	Returns current data format n.
a	Due lessut/Outsut		Define made = of data transmission on the IEEE 499 hus when
G	Bus input/Output	Gn	the Digital 488/90A is addressed to Talk, where many value
			from 0 to 4
			(Default) Input and autput part data are part when addressed to
		GU	Talk
		G1	Only input port data is sent
		G2	Only output port data is sent
		G3	Buffered input and output data are sent
		G4	Continuous buffered input and output data are sent
		G?	Returns current bus input/output mode n
		Note:	The amount of data sent is dependent upon the Port Select (P)
		1000	command.
		1	

Com	mand	Syntax	Description
н	Handshake	Hn	Define handshake line n to be pulsed, where $n = 0, 1, \text{ or } 2$.
		HO	Define the Clear output line to be pulsed.
		H1	Define the Data Strobe output line to be pulsed.
		H2	Define the Trigger output line to be pulsed.
		H?	Returns the last Handshake command executed.
I	Invert	Ival	Define the polarity of the handshake and data lines, where 000 ≤ val ≤ 127, as summed from the following states: • 0 - (Default) All handshaking/control lines are active
			 high, all data lines are high true. 1 - The Inhibit output line is active low. 2 - The Trigger output line is active low.
			 4 - The Data Strobe output line is active low. 8 - The Clear output line is active low.
			 16 - The Data lines are low true. 32 - The EDR input line is falling-edge sensitive.
			64 - The Service input line is falling-edge sensitive
		I?	Returns the last Invert command executed.
		Note:	The Invert commands are ORed together as received. To delete any one command, it is necessary to program the default mode I0, then reprogram the desired commands.
			Define model of TOT scheme O and
ĸ	End-Or-Identify	Kn	Define mode n of EOI, where $n = 0$ or 1.
		KU V1	(Default) EOI enabled; assert EOI on last byte transferred.
		KI K2	EOI disabled, do not assert EOI on last byte transferred.
		K?	
L	Buffer	Ln	Clear the internal data buffer where $n = 0$ only
_	Banor	L?	Returns the number of port readings in the internal data buffer
			(from 0 to 2000).
м	Service Request	Mmask	Define the Service Request (SRQ) conditions, where
	Mask		$00 \le mask \le 31$, as summed from the following states:
			• 0 - (Default) SRQ is disabled.
			• 1 - SRQ on Service input transition.
			• 2 - SRQ on EDR input transition.
			• 4 - SRQ on IEEE 488 bus error.
		N (16 - SRQ on Ready. The Operator Dependence of Park terreture
		Note:	received. To delete any one commands are Oked together as program the default mode M0, then reprogram the desired commands.
0	Recall Configuration	Oval	Load configuration val, where val = value from 0 to 100.
		0?	Returns currently loaded configuration val.
P	Port Select	Pn	Select port(s) n for data I/O where n = value from 0 to 5
-		PO	(Default) Select all 5 ports
		P1	Select Port 1
		P2	Select Port 2
		P3	Select Port 3.
		P4	Select Port 4.
		P5	Select Port 5.
		P?	Returns current port(s) selection n.
Q	Inhibit	Qn	Define mode n of Inhibit output line, where $n = 0$ or 1 .
		Q0	Clear the Inhibit line (return to unasserted state).
		Q1	Set the Inhibiti line (place in the asserted state).
		Q?	Returns current Inhibit output line mode n.

Command		Syntax	Description
R	Data Ready	Rn	Define mode n of digital input port data to be latched, where
			n = 0, 1, or 2.
		R0	(Default) Define data to be not latched, and to be read
			whenever the Digital488/80A is addressd.
		R1	Define data to be latched on an EDR transition.
		R2	Define data to be latched and buffered on an EDR transition.
		R?	Returns current Data Ready mode n.
		Note:	EDR cannot be used to capture data in the F5 high-speed
			binary format.

ន	Save Configuration	Sval	Save current configuration as configuration val, where
			val = value from 0 to 100.
		S?	Returns the last saved configuration val (not the currently
			loaded configuration).

Т	Test	Tn	Define mode n to test Digital488/80A communication, where $n = 0$ or 1.
		то	Turn off the TEST LED indicator on Digital488/80A front panel.
		T1	Turn on the TEST LED indicator on Digital488/80A front panel.

υ	User Status	Uval	Define status message val to send when the Digital488/80A is next addressed to Talk, where val = 0 or bit, and where bit = bit value from 1 to 40.
		U0	Send status of Digital488/80A unit.
		Ubit	Send status of bit, where bit = bit value from 1 to 40.
		Note:	After the U0 status string is read by the controller, any error
			conditions are cleared

v	View Configuration	Vval	View (but not load) configuration val , where val = value from 0 to 100.

V?	View Version	V?	View the current firmware revision level of the ROM.
		Note:	This V? command is not related to the above View
			Configuration (V) command.

Х	Execute	х	Execute the command string.
	·		
Y	Bus Terminator	Yn	Define mode n of IEEE 488 bus terminator, where
			n = 0, 1, 2, or 3.
		Y0	(Default) Define carriage-return line-feed (CR LF).
		Y1	Define line-feed carriage-return (LF CR).
		¥2	Define carriage return (CR) only.
		¥3	Define line feed (LF) only.
		Y?	Returns current bus terminator mode n.
		Note:	To save a bus terminator as the new default setting, use the
			Save Configuration (S) command S0.
?	Query	?	(Command Support) Returns present configuration or mode of the command preceding the ?.
		Note:	One exception to this command description is the View Version (V?) command which is not related to the View Configuration (V) command.

Command Reference

Like the command summary, the following detailed command reference presents all 23 of the Digital488/80A commands in alphabetical order according to their command syntax. Support for these 23 commands, including the *Query* (?) command extension, and the use of the *Serial Poll Status Byte*, is also presented. All examples are given using GW-BASIC or BASICA.

A - Bit Set

SYNTAX	Abit	Set bit to logic 1, where bit = bit value from 1 to 40.
	A?	Returns bit of the last bit that was set.

DESCRIPTION

The Bit Set (A) command programs a logic 1 output to a bit described by the argument **bit**. Setting a bit may represent either a +5 volt or a 0 volt output, depending on whether an Invert command (**I16**) has been sent. If data is active high (default condition), then Bit Set outputs +5 volts. If multiple bits are to be set within the same command string, then an Execute (X) command must follow every Bit Set (A) command.

To be valid, the bit being set must have been configured as an output bit, by the Configuration (C) command. The Data Strobe output line is not pulsed when the Bit Set (A) command is sent.

CAUTION



PRINT#1, "OUTPUT0800; A23X A24X"

Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

Line 4: Set Bits 23 and 24 to a logic 1 (+5 volts).

EXAMPLE 1: Using Dual Primary addressing mode to communicate with Channel 0.

```
      PRINT#1, "CLEAR08"
      Line 1: Reset the Digital488/80A.

      PRINT#1, "OUTPUT08; C5P0X"
      Line 2: Configure all 5 ports as output; select all 5 ports.

      PRINT#1, "OUTPUT08; A22X"
      Line 3: Set Bit 22 to a logic 1 (+5 volts).

      PRINT#1, "OUTPUT08; A23X A24X"
      Line 4: Set Bits 23 and 24 to a logic 1 (+5 volts).

      EXAMPLE 2: Using Secondary addressing mode to communicate with Channel 0.

      PRINT#1, "CLEAR0800"
      Line 1: Reset the Digital488/80A.

      PRINT#1, "OUTPUT0800; C5P0X"
      Line 1: Reset the Digital488/80A.

      PRINT#1, "OUTPUT0800; C5P0X"
      Line 2: Configure all 5 ports as output; select all 5 ports.

      PRINT#1, "OUTPUT0800; A22X"
      Line 3: Set Bit 22 to a logic 1 (+5 volts).
```

SYNTAX	Bbit	Clear bit to logic 0, where bit = bit value from 1 to 40.			
	B?	Returns bit of the last bit that was cleared.			
DESCRIPTION					
The Bit Clear (E represent either active high (defa command string To be valid, the Data Strobe out	The Bit Clear (B) command clears to a logic 0 an output bit described by the argument bit. Clearing a bit may represent either a 0 volt or a +5 volt output, depending on whether an Invert command (I16) has been sent. If data is active high (default condition), then Bit Clear outputs 0 volts. If multiple bits are to be cleared within the same command string, then an Execute (X) command must follow every Bit Clear (B) command. To be valid, the bit being cleared must have been configured as an output bit, by the Configuration (C) command. The Data Strobe output line is not pulsed when the Bit Clear (B) command is sent.				
CAUTION					



Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

EXAMPLE

PRINT#1,"CLEAR08"	Line 1: Reset the Digital488/80A.
PRINT#1, "OUTPUT08;C5P0X"	Line 2: Configure all 5 ports as output; select all 5 ports.
PRINT#1, "OUTPUT08; A7X A8X A9X"	Line 3: Set Bits 7, 8, 9 to a logic 1 (+5 volts).
PRINT#1, "OUTPUT08; B7X"	Line 4: Clear Bit 7 to a logic 0 (0 volts).
PRINT#1,"OUTPUT08;B8X B9X"	Line 5: Clear Bits 8 and 9 to a logic 0 (0 volts).

SYNTAX	Cn	Define I/O mode n of ports, where $n = value$ from 0 to 5.
	C0	(Default) Define all 5 ports as input.
	C1	Define Port 1 as output; the other ports are input.
	C2	Define Ports 1 and 2 as output; the other ports are input.
	C3	Define Ports 1 through 3 as output; the other ports are input.
	C4	Define Ports 1 through 4 as output; Port 5 is input.
	C5	Define all 5 ports as output.
	C?	Returns current port configuration mode n.

DESCRIPTION

Ports 1 through 5 are configured as inputs or outputs with the Configuration (C) command. Each port is 8-bits wide. At power-up, all ports are initialized as inputs; the Configuration command is usually the first command to be sent after power-up. All ports programmed as outputs are set to a logic 0 after receiving the Configuration command. The actual output level is dependent upon the Invert command (**116**).

Configuration Command	Port 5	Port 4	Port 3	Port 2	Port 1
C0	Input	Input	Input	Input	Input
C1	Input	Input	Input	Input	Output
C2	Input	Input	Input	Output	Output
C3	Input	Input	Output	Output	Output
C4	Input	Output	Output	Output	Output
C5	Output	Output	Output	Output	Output

CAUTION



Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

EXAMPLE

```
PRINT#1,"CLEAR08"
PRINT#1,"OUTPUT08;C1X"
PRINT#1,"OUTPUT08;C?"
PRINT#1,"ENTER08",
INPUT#2,A$,
PRINT A$
```

Line 1: Reset the Digital488/80A.

Line 2: Configure Port 1 as output; Ports 2 through 5 as inputs. Line 3: Query current port configuration.

Line 6: Display shows: C1

D - Data Output

SYNTAX	DvalZ	Define data to	be outputted, where val = data value, terminated by Z.		
	Note: In the Format F4 mode, the Z terminator suffix is not used. In the Format F5				
		mode, both	the D command prefix and the Z terminator suffix are not used.		
DESCRIPTION					
The Data Output (1 bits that can be se Data Formats F0 t the least-significan selected with the F Strobe output of th selected ports of th	The Data Output (D) command outputs up to 40 bits of data to the output ports on a selected channel. The number of bits that can be sent with the Data Output command is limited by the number of bits programmed as outputs. For Data Formats F0 through F3, if the amount of data sent is less than the number of bits programmed as outputs, then the least-significant bits contain the data sent, and the most-significant bits are cleared to logic 0. If a single port is selected with the Port Select (P) command, only 8 bits may be sent with the Data Output (D) command. The Data Strobe output of the selected channel is pulsed for approximately 50 microseconds after new data is output on the selected ports of that channel.				
For Data Formats terminator suffix. I and the Z suffix is prefix and suffix an	F0 through F3, n Data Format not used. In Da e not used. For	data sent by the F4 (binary), the ata Format F5 (h more informatio	e controller are contained within a D command prefix, and a Z 5 bytes immediately following the D prefix are interpreted as data high-speed binary), all bytes received are treated as data and the on, refer to the Data Format (F) command.		
			CAUTION		
Bec. exar hard jum	Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).				
EXAMPLE 1					
	3 D A A II		Line 1. Depart the Digital 498/004		
PRINT#1, "CLE		22808"	Line 1. Reset the Digital+00/00A.		
PRINT#1, OUT	PRINT#1, "OUTPUT08:D55ZX" Line 3: Send data 55 to Port 1		Line 2: Send data 55 to Port 1		
PRINT#1. "ENTER08".					
INPUT#2.A\$ Line 5: Read data from Port 1					
PRINT AS Line 6. Display shows: 55		Line 6: Display shows: 55			
PRINT#1. "OUT"			Line 7: Select all 5 norts		
PRINT#1 "OUT	PUT08.D123	45678907.8"	Line 8: Send data to all 40 data lines (4 bits per character)		
PRINT#1. "ENTER08".					
INPUT#2.AS	,		Line 10: Read data from the Digital488/80A		
PRINT AS			Line 11: Display shows: 1234567890		
T			· · · - · · · · · · · · · · · · · · · ·		
EXAMPLE 2					
PRINT#1,"CLE	AR08"		Line 1: Reset the Digital488/80A.		
PRINT#1, "OUT	PUT08;C5P1	G2R0X"	Line 2: Configure all 5 ports as output; select Port 1 only.		
PRINT#1, "OUT	PRINT#1, "OUTPUT08; D123ZX" Line 3: Send 12 bits of data to the least significant bits (4 bits p character).		Line 3: Send 12 bits of data to the least significant bits (4 bits per character).		
PRINT#1,"ENT	PRINT#1, "ENTER08",				
INPUT#2,A\$	INPUT#2, A\$ Line 5: Read data from the Digital488/80A.		Line 5: Read data from the Digital488/80A.		
PRINT A\$ Line 6: Display shows: 000000123		Line 6: Display shows: 000000123			
PRINT#1, "OUT	PRINT#1, "OUTPUT08; P5D21ZX"		Line 7: Select Port 5 only; send data 21 to Port 5.		
PRINT#1, "OUT	PUT08;P0X"		Line 8: Select all 5 ports.		
PRINT#1,"ENT	ER08",				
INPUT#2,A\$			Line 10: Read data from the Digital488/80A.		
PRINT A\$			Line 11: Display shows: 2100000123		

OVALTAX	110	Deturne error statue and which indicates the last error approximatered. It returnes		
STNIAX	E.	Returns error status code which indicates the last error encountered. It returns.		
		El if Unrecognized Command		
		E2 if Invalid Command Parameter		
		E3 if Command Conflict Error		
		E5 if Non-Volatile RAM Checksum Failure		
		E6 if Internal Data Buffer Overrun.		
	Note:	Except for E5, error is cleared upon reading error status.		
DESCRIPTION				
The Query Error S Digital488/80A. At cleared by execution indicator turns on.	tatus (E?) comi fter execution of ng the User Sta The ERROR L	mand is used to determine the present error condition on the selected channel of the E ? command, the present error condition is cleared. The error condition is also tus (\mathbf{U}) command $\mathbf{U}0$. When an error has occurred, the front-panel ERROR LED ED stays on until an E ? or $\mathbf{U}0$ command is executed.		
If a Non-Volatile R using the Save Co clears the E5 error	AM Checksum nfiguration (S) o r condition.	Failure (E5) occurs, then it can only be cleared by doing a save of the configuration command. Executing this command updates the checksum to a known value and		
EXAMPLE 1: No I	Error.			
PRINT#1,"CLE	AR08"	Line 1: Reset the Digital488/80A.		
PRINT#1, "OUT	PUT08;E?"	Line 2: Query the error status.		
PRINT#1,"ENT	ER08",			
INPUT#2,A\$,				
PRINT A\$		Line 5: Display shows: E0 (no errors have occurred).		
EXAMPLE 2: Unro	EXAMPLE 2: Unrecognized Command.			
PRINT#1, "OUT	PUT08;W5X"	Line 1: Send an illegal command to the Digital488/80A (no W command exists).		
PRINT#1, "OUT	PUT08;E?"	Line 2: Query the error status (ERROR LED should be on).		
PRINT#1,"ENT	ER08",			
INPUT#2,A\$,				
PRINT A\$		Line 5: Display shows: E1-Unrecognized Command (ERROR LED should be off)		
EXAMPLE 3: Erro	or is cleared.			
PRINT#1, "OUT PRINT#1, "ENT	PUT08;E?" ER08",	Line 1: Query the error status.		
INPUT#2,AŞ				
PRINT AŞ		Line 4: Display shows E0 because the previous error condition was cleared after reading the error status.		
EXAMPLE 4: Invalid Command Parameter.				
PRINT#1, "OUT	PUT08;P8X"	Line 1: Send command with an invalid option (no P8 command option exists).		
PRINT#1, "OUT	PUT08;E?"	Line 2: Query the error status (ERROR LED should be on).		
PRINT#1,"ENT	ER08 ",			
INPUT#2,A\$,				
PRINT A\$		Line 5: Display shows: E2-Invalid Parameter (ERROR LED should be off).		
EXAMPLE 5: Command Conflict Error. (See Next Page.)				

E? - Query Error Status

CAUTION



Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

EXAMPLE 5: Command Conflict Error.

ine 1: Configure all 5 ports as outputs; select Port 1 only.
ine 2: Send too much data for one port.
ine 3: Query the error status (ERROR LED should be on).
ine 6: Display shows: E3-Conflict Error (ERROR LED should be off).
i

F - Data Format

SYNTAX	Fn	Define format n of data, where $n = value$ from 0 to 5.
	FO	(Default) Define ASCII hexadecimal (4 bits per character).
	F1	Define ASCII character (4 bits per character).
	F2	Define ASCII binary (1 bit per character).
	F3	Define ASCII decimal (8 bits per number).
	F4	Define Binary (each byte = 8 bits).
	F5	Define High-speed binary (each byte = 8 bits).
	F?	Returns current data format n.
DECODIDIO		

DESCRIPTION

The Data Format (\mathbf{F}) command determines the method by which input and output data are described. The six available data formats are discussed in the following text.

Data Format F0 - ASCII Hexadecimal

In the default Data Format F0, the data are described in ASCII hexadecimal, with each character having a value from 0 through 9, or A through F. Each ASCII character describes 4 bits of data.

ASCII Hexadecimal	Decimal Equivalent	ASCII Hexadecimal	Decimal Equivalent
0	0	8	8
1	1	9	9
2	2	A	10
3	3	В	11
4	4	C	12
5	5	D	13
6	6	Е	14
7	7	F	15

Data received for output to the digital ports must be contained within a D command prefix and a Z terminator suffix. If the amount of data sent is less than the number of bits programmed as outputs, then the least-significant bits contain the data sent and the most-significant bits are cleared to logic 0. If the data sent is greater than the number of bits programmed for output or selected by the Port Select (P) command, then the Digital488/80A generates a Conflict Error (E3) and ignores the entire command string up to the next Execute (X) command. The Data Strobe output is pulsed for approximately 50 microseconds after new data is output on the selected port(s).

When the Digital488/80A is addressed to Talk in Data Ready (**R**) mode **R0**, it asserts Inhibit, reads the data from all 5 ports, unasserts Inhibit, and outputs the number of characters determined by the Bus Input/Output (**G**) and Port Select (**P**) commands. Leading zeros are not suppressed, and the bus terminators are appended to the output. After output, the Digital488/80A must be readdressed to Talk to perform subsequent reads. In Data Ready (**R**) mode **R1** or **R2**, EDR may also be used to capture data in this data format.

Data Format F1 - ASCII Character

In Data Format F1, the data are coded and transmitted in ASCII characters with the 4 least-significant bits of each ASCII character representing 4 bits of data.

ASCII Character	Decimal Equivalent	ASCII Character	Decimal Equivalent
0	0	8	8
1	1	9	9
2	2	: (colon)	10
3	3	; (semi-colon)	11
4	4	< (less than)	12
5	5	= (equals)	13
6	6	> (greater than)	14
7	7	? (question mark)	15

Data received for output to the digital ports must be contained within a D command prefix and a Z terminator suffix. If the amount of data sent is less than the number of bits programmed as outputs, then the least-significant bits contain the data sent and the most-significant bits are cleared to logic 0. If the data sent is greater than the number of bits programmed for output or selected by the Port Select (P) command, then the Digital488/80A generates a Conflict Error (E3) and ignores the entire command string up to the next Execute (X) command. The Data Strobe output is pulsed for approximately 50 microseconds after new data is output on the selected port(s).

When the Digital488/80A is addressed to Talk in Data Ready (R) mode R0, it asserts Inhibit, reads the data from all 5 ports, unasserts Inhibit, and outputs the number of characters determined by the Bus Input/Output (G) and Port Select (P) commands. Leading zeros are not suppressed, and the bus terminators are appended to the output. After output, the Digital488/80A must be readdressed to Talk to perform subsequent reads. In Data Ready (R) mode R1 or R2, EDR may also be used to capture data in this data format.

Data Format F2 - ASCII Binary

In Data Format **F2**, each data bit is described with an ASCII 0 or 1. Each byte is formatted in two 4-bit multiples separated by semi-colons.

ASCII Binary	Decimal Equivalent	ASCII Binary	Decimal Equivalent
0000;0000	0	0000;1001	9
0000;0001	1	0000;1010	10
0000;0010	2	0000;1011	11
0000;0011	3	0000;1100	12
0000;0100	4	0000;1101	13
0000;0101	5	0000;1110	14
0000;0110	6	0000;1111	15
0000;0111	7	1000;0001	129
0000;1000	8	1111;1111	255

Data received for output to the digital ports must be contained within a D command prefix and a Z terminator suffix, and each 4-bit quantity must be separated by semi-colons. Leading zeros are not required. If the amount of data sent is less than the number of bits programmed as outputs, then the least-significant bits contain the data sent and the most-significant bits are cleared to logic 0. If the data sent is greater than the number of bits programmed for output or selected by the Port Select (P) command, then the Digital488/80A generates a Conflict Error (E3) and ignores the entire command string up to the next Execute (X) command. The Data Strobe output is pulsed for approximately 50 microseconds after new data is output on the selected port(s).

When the Digital488/80A is addressed to Talk in Data Ready (**R**) mode **R0**, it asserts Inhibit, reads the data from all 5 ports, unasserts Inhibit, and outputs the number of characters determined by the Bus Input/Output (**G**) and Port Select (**P**) commands. Leading zeros are not suppressed, and the bus terminators are appended to the output. After output, the Digital488/80A must be readdressed to Talk to perform subsequent reads. In Data Ready (**R**) mode **R1** or **R2**, EDR may also be used to capture data in this data format.

Data Format F3 - ASCII Decimal

In Data Format **F3**, the data is described in decimal 8-bit multiples and transmitted in ASCII. Each decimal number (000 to 255) to be output must be separated by semi-colons.

ASCII Decimal	Decimal Equivalent	ASCII Decimal	Decimal Equivalent
000	0	008	8
001	1	009	9
002	2	010	10
003	3	020	20
004	4	100	100
005	5	200	200
006	6	210	210
007	7	255	255

Data received for output to the digital ports must be contained within a D command prefix and a Z terminator suffix. If the amount of data sent is less than the number of bits programmed as outputs, then the least-significant bits contain the data sent and the most-significant bits are cleared to logic 0. If the data sent is greater than the number of bits programmed for output or selected by the Port Select (P) command, then the Digital488/80A generates a Conflict Error (E3) and ignores the entire command string up to the next Execute (X) command. The Data Strobe output is pulsed for approximately 50 microseconds after new data is output on the selected port(s).

When the Digital488/80A is addressed to Talk in Data Ready (R) mode R0, it asserts Inhibit, reads the data from all 5 ports, unasserts Inhibit, and outputs the number of characters determined by the Bus Input/Output (G) and Port Select (P) commands. Leading zeros are not suppressed, and the bus terminators are appended to the output. After output, the Digital488/80A must be readdressed to Talk to perform subsequent reads. In Data Ready (R) mode R1 or R2, EDR may also be used to capture data in this data format.

Data Format F4 - Binary

In Data Format **F4**, no error checking is performed, and caution must be exercised when using this mode to avoid locking the IEEE 488 bus.

When addressed to Listen, the Digital488/80A expects the D command prefix, followed by 5 bytes of data beginning with PORT5 without the z terminator suffix. If any digital I/O port is configured as an input, then the data to that input port is ignored.

When the Digital488/80A is addressed to Talk in Data Ready (R) mode R0, it asserts Inhibit, reads the data from all 5 ports, unasserts Inhibit, and outputs 5 bytes beginning with PORT5 with EOI asserted on the last byte. Bus terminators, with the exception of EOI, are not appended to the output. After output, the Digital488/80A must be readdressed to Talk to perform subsequent reads. In Data Ready (R) mode R1 or R2, EDR may also be used to capture data in this data format.

Data Format F5 - High-Speed Binary

In Data Format **F5**, the command interpreter is disabled. When addressed to Listen, the Digital488/80A treats all bytes received as data to be output to the digital I/O ports. Each time it receives 5 bytes or detects **E01** asserted, it pulses the Data Strobe for approximately 15 microseconds. Data is expected in a PORT5, PORT4, PORT3, PORT2, PORT1 sequence. If only 2 bytes are received, with **E01** asserted on the second byte, then the Digital488/80A updates PORT5 with the first byte received, PORT4 with the second byte received, and pulses the Data Strobe. Since all received characters are treated as data, no commands are recognized.

To place the Digital488/80A in format **F5**, the 3-character string **F5X** should be the last command sent to the interface without terminators. Any characters appended to this command, such as the carriage return (**CR**) or line feed (**LF**), are considered data and the output ports reflects those character values.

When the Digital488/80A is addressed to Talk in Data Ready (\mathbf{R}) mode $\mathbf{R0}$, it asserts Inhibit, reads the data from all 5 ports, unasserts Inhibit, and outputs the binary data to the bus with **EOI** asserted on the fifth byte. When the last data byte is transferred, the data is read again in anticipation of another data transfer. If Inhibit is used to sequence external hardware, this line pulses *N*+1 times, where *N* is the number of total 5-byte data transfers. In this format, the Digital488/80A does not have to be readdressed to Talk to read the ports multiple times. EDR cannot be used to capture data in this data format.

The only programmable method to exit Data Format F5, is Device Clear (DCL) or Selected Device Clear (SDC). When either channel or both channels are in format F5, a DCL or an SDC to either channel clears format F5, by enabling the command interpreter and changing the format to F0 (default ASCII hexadecimal). A DCL or an SDC does not reset the Digital488/80A; it only takes the unit out of format F5 and places it into format F0. All other parameters remain unchanged. In addition, the Clear output line is not pulsed by DCL or SDC when the Digital488/80A is in format F5.

CAUTION



Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

EXAMPLE 1: Data Format F0 - ASCII Hexadecimal. (See next page.)

EXAMPLE 1: Data Format F0 - ASCII Hexadecimal PRINT#1, "CLEAR08" Line 1: Reset the Digital488/80A. PRINT#1, "OUTPUT08; R0P0C2G2X" Line 2: Configure Ports 1 and 2 as output. PRINT#1, "OUTPUT08; F0X" Line 3: Select ASCII hexadecimal format. PRINT#1, "OUTPUT08; D4E6BZX" Line 4: Output ASCII hexadecimal data 4E6B to Ports 1 and 2. PRINT#1, "ENTER08", INPUT#2,A\$ Line 6: Read data from the Digital488/80A. PRINT A\$ Line 7: Display shows: 4E6B EXAMPLE 2: Data Format F1 - ASCII Character PRINT#1, "CLEAR08" Line 1: Reset the Digital488/80A. PRINT#1, "OUTPUT08; C5G2R0P0X" Line 2: Configure all 5 ports as output; select all 5 ports. PRINT#1, "OUTPUT08; F1X" Line 3: Select ASCII character format. PRINT#1, "OUTPUT08; D4>6ZX" Line 4: Send ASCII character data 4>6 to the Digital488/80A. PRINT#1, "ENTER08", INPUT#2,A\$ Line 6: Read data from the Digital488/80A. PRINT A\$ Line 7: Display shows: 0000004>6 PRINT#1, "OUTPUT08; D1??2ZX" Line 8: Send ASCII character data 1??2 to the Digital488/80A. PRINT#1, "ENTER08", INPUT#2,A\$ Line 10: Read data from the Digital488/80A. PRINT A\$ Line 11: Display shows: 0000001??2 EXAMPLE 3: Data Format F2 - ASCII Binary PRINT#1, "CLEAR08" Line 1: Reset the Digital488/80A. PRINT#1, "OUTPUT08; C5G2R0P1X" Line 2: Configure all 5 ports as output; select Port 1 only. PRINT#1, "OUTPUT08; F2X" Line 3: Select ASCII binary format. PRINT#1, "OUTPUT08;D1;1011ZX" Line 4: Send ASCII binary data 1;1011 to the Digital488/80A. PRINT#1, "ENTER08", INPUT#2,A\$ Line 6: Read data from the Digital488/80A. PRINT A\$ Line 7: Display shows: 0001;1011 EXAMPLE 4: Data Format F3 - ASCII Decimal PRINT#1, "CLEAR08" Line 1: Reset the Digital488/80A. PRINT#1, "OUTPUT08; C5G2R0P0X" Line 2: Configure all 5 ports as output; select all 5 ports. PRINT#1, "OUTPUT08;F3X" Line 3: Select ASCII decimal format. PRINT#1, "OUTPUT08; D240; 165ZX" Line 4: Send ASCII decimal data to the Digital488/80A. PRINT#1, "ENTER08", INPUT#2,A\$ Line 6: Read data from the Digital488/80A. PRINT A\$ Line 7: Display shows: 000;000;000;240;165 EXAMPLE 5: Data Format F5 - High-Speed Binary PRINT#1, "OUTPUT08#3F5X" Line 1: Select high-speed binary format. Note: The #3 tells Driver488 to send only the 3-byte command string F5X without terminators. If this was not done, the first data bytes to appear at the output of the Digital488/80A would be CR LF or whatever terminators were selected. PRINT#1, CHR\$ (255), CHR\$ (125) Line 2: Send high-speed binary data to the Digital488/80A.

SYNTAX	Gn	Define mode n of data transmission on the IEEE 488 bus when the Digital488/80A is addressed to Talk, where $n = $ value from 0 to 4.
	G0	(Default) Input and output port data are sent when addressed to Talk.
	G1	Only input port data is sent
	G2	Only output port data is sent
	G3	Buffered input and output data are sent
	G4	Continuous buffered input and output data are sent
	G?	Returns current bus input/output mode n.
	Note:	The amount of data sent is dependent upon the Port Select (P) command.

G - Bus Input/Output

DESCRIPTION

The Bus Input/Output (G) command determines whether input port data, output port data, both input and output port data, or buffered data are transmitted on the bus when the Digital488/80A is addressed to Talk. The amount of data sent is dependent upon the Port Select (P) command.

The Bus Input/Output (G) default mode G0 causes all input and output port data to be sent to the controller when addressed to Talk. Mode G1 causes only data from the ports programmed as inputs to be returned when addressed to Talk. Mode G2 causes only data from ports programmed as outputs to be returned when addressed to Talk.

Mode G3 causes data in the data buffer to be returned when addressed to Talk. Both input and output data (all 40 bits) are returned in this mode. If the count of readings in the buffer is 0, the Digital488/80A holds off the bus until the next transition of EDR and another reading has been collected and buffered. After the EDR transition, it returns the newly collecting reading. The Digital488/80A must be readdressed to Talk to perform subsequent buffered output of EDR captured data. Mode G4 is identical to mode G3 except that the Digital488/80A performs subsequent buffered output of EDR captured data until the controller stops handshaking.

Note: If all ports are programmed as outputs with mode G1 selected, and the Digital488/80A is addressed to Talk, nothing is transmitted and the bus hangs. The converse also causes the bus to hang if all ports are programmed as inputs with mode G2 selected.

CAUTION



Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

EXAMPLE

PRINT#1,"CLEAR08" PRINT#1,"OUTPUT08;POC1R0X" PRINT#1,"OUTPUT08;G1X" PRINT#1,"ENTER08",	Line 1: Reset the Digital488/80A.Line 2: Configure Port 1 as output, Ports 2 through 5 as inputs.Line 3: Select only input ports for data.
INPUT#2,A\$	Line 5: Read data from the Digital488/80A input ports.
PRINT A\$	Line 6: Display shows: FFFFFFF (Data is dependent upon what is connected.)

H - Handshake

SYNTAX	Hn	Define handshake line n to be pulsed, where $n = 0, 1, \text{ or } 2$.
	Н0	Define the Clear output line to be pulsed.
	H1	Define the Data Strobe output line to be pulsed.
	H2	Define the Trigger output line to be pulsed.
	H?	Returns the last Handshake command executed.
DECODUDITION		

DESCRIPTION

The Handshake (H) command enables software control of three handshaking/control lines -- Clear, Data Strobe, and Trigger -- independent of any other I/O operations. When the Digital488/80A receives a Handshake command, the respective handshaking/control line is pulsed for approximately 50 microseconds. The line returns to its steady-state condition after pulsing. The Invert (I) command may be used to change the active state of any of these handshaking/control lines.

For information on the Inhibit output line, refer to the Inhibit (Q) command. For information on the Service input line, refer to the Service Request Mask (M) command. For information on the External Data Ready (EDR) input line, refer to the Data Ready (R) command. The Invert (I) command may be used to change the active state of any of these handshaking/control lines as well.

EXAMPLE

PRINT#1, "OUTPUT08; H1X" Line 1: Pulse the Data Strobe line on Digital488/80A Channel 0.

I - Invert

SYNTAX	Ival	 Define the polarity of the handshake and data lines, where 000 ≤ val ≤ 127, as summed from the following states: 0 - (Default) All handshaking/control lines are active high, all data lines are high true. 1 - The Inhibit output line is active low. 2 - The Trigger output line is active low. 4 - The Data Strobe output line is active low. 8 - The Clear output line is active low. 16 - The Data lines are low true. 32 - The EDR input line is falling-edge sensitive. 64 - The Service input line is falling-edge sensitive.
	Τ?	Returns the last Invert command executed
	N	The lower commends are ORed together as reasined. To delete any and
	Note:	The invert commands are Oked together as received. To delete any one
		command, it is necessary to program the default mode I0, then reprogram the
		desired commands.

DESCRIPTION

The Invert (I) command is used to change the polarity of the handshaking and data lines. At power-up, all handshaking/control lines are active high (logic 1 = +5 volts). The Invert command can selectively change the polarity of each of the handshaking/control lines, and the polarity of the set of data lines. If multiple Invert commands are contained within the same string, an Execute (X) command should be included at the end of each Invert command. An alternative is to add up the values of each Invert command desired, and send a single command with the sum of the desired commands. The Invert commands are **OR**ed together as received. To delete any one command, it is necessary to program the default mode I0, then reprogram the desired commands.

EXAMPLE 1

```
PRINT#1,"CLEAR08"
PRINT#1,"OUTPUT08;I32X 1642
```

Line 1: Reset the Digital488/80A.

PRINT#1, "OUTPUT08; I32X I64X" Line 2: Select the EDR and Service input lines as falling-edge sensitive.

EXAMPLE 2

PRINT#1,"CLEAR08" PRINT#1,"OUTPUT08;I96X" Line 1: Reset the Digital488/80A.

Line 2: Performs the same function as the Invert command string in Example 1.

K - End-Or-Identify

SYNTAX	Kn	Define mode n of EOI, where $n = 0$ or 1.
	К0	(Default) EOI enabled; assert EOI on last byte transferred.
	Kl	EOI disabled; do not assert EOI on last byte transferred.
	K?	Returns the current EOI selection.

DESCRIPTION

The End-Or-Identify (EOI) line is one of five bus management lines on the IEEE 488 bus. It is used by a Talker to indicate the end of a multiple byte transfer sequence. Using the End-Or-Identify (\mathbf{K}) command, the controller can enable or disable the EOI mode by programming the Digital488/80A from the bus. In mode K0, the EOI line is asserted by the Digital488/80A on the last byte of every bus output string. In mode K1, the EOI function is disabled (except when using the binary Data Formats F4 and F5).

EXAMPLE

PRINT#1,"OUTPUT08;K1X" PRINT#1,"OUTPUT08;K?" PRINT#1,"ENTER08" INPUT#2,A\$, PRINT A\$

- Line 1: Disable EOI assertion on last byte.
- Line 2: Request EOI selection from Digital488/80A.

Line 5: Display shows: K1

L - Buffer

SYNTAX	Ln	Clear the internal data buffer, where $n = 0$ only.
	L?	Returns the number of port readings in the internal data buffer (from 0 to 2000).

DESCRIPTION

The Buffer (L) command is used to clear the internal data buffer or to determine the number of readings in the buffer. It is used primarily with the Data Ready (R) command R2 (data is latched and buffered on an EDR transition), although it may be used at any time to determine the buffer status.

CAUTION



Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

EXAMPLE

```
PRINT#1, "OUTPUT08; COPOR2G3X"
                                       Line 1: Buffer data to be sent when addressed to Talk; collect some
                                         data.
PRINT#1, "OUTPUT08;L?X"
                                       Line 2: Request buffer status of Channel 0.
PRINT#1,"ENTER08",
INPUT#2, COUNT$,
COUNT$ = RIGHT$(COUNT$,4),
COUNT = VAL(COUNT$),
PRINT COUNT
                                       Line 7: Display shows: 24 (24 port readings in buffer)
DIM B(100)
                                       Line 8: Store readings in an array.
FOR I = 1 TO COUNT
                                       Line 9: Readings are stored as integers.
PRINT#1,"ENTER08",
INPUT#2,A$,
B(I) = VAL(RIGHT\$(A\$, 4)),
NEXT I,
PRINT#1, "OUTPUT08;L?X"
                                       Line 14: Request buffer status.
PRINT#1,"ENTER08",
INPUT#2, COUNT$,
PRINT COUNT$
                                       Line 17: Display shows: L000 (since all data has been read)
```

M - Service Request Mask

OVNITAV	Mmogla	Define the Convice Degree (CDC) conditions where 00 days at 201 co	
STNIAX	Mmask	Define the Service Request (SRQ) conditions, where $0.0 \le mask \le 3.1$, as summed from the following states:	
		 0 - (Default) SRO is disabled 	
		 1 - SRO on Service input transition 	
		 2 - SRQ on EDR input transition 	
		 4 - SRO on IEEE 488 bus error. 	
		• 16 - SRO on Ready	
	Note:	The Service Request Mask commands are ORed together as received. To delete	
		any one command, it is necessary to program the default mode M0, then	
		reprogram the desired commands.	
DESCRIPTION			
The Service Request Mask (M) command is used by the Digital488/80A to alert the controller to one of several conditions described below. Multiple Service Request (SRQ) conditions can be enabled simultaneously by issuing them separately or by combining them in one command string. If multiple Service Request Mask commands are contained within the same command string, each command must be followed by an Execute (X) command. An alternative is to add up the values of each Service Request Mask command desired, and send a single command with the sum of the desired commands. The Service Request Mask commands are ORed together as received. To delete any one command, it is necessary to program the default mode M0, then reprogram the desired commands. The programmed SRQ modes will remain enabled until the M0 command is sent, or the controller sends a Device Clear (DCL) or Selected Device Clear (SDC). Default mode M0 disables the SRQ function, preventing the Digital488/80A from generating a Service Request. Mode M1 enables the Digital488/80A to generate a Service Request when the Service input line makes a transition.			
Mode M2 enables the Digital488/80A to generate a Service Request when the EDR input makes a transition. Refer to the Invert (I) command for programming the polarity of the EDR input line.			
Mode M4 enables the Digital488/80A to generate a Service Request when a bus error occurs. The most common bus error is sending an invalid command to the Digital488/80A. For example, when mode M4 is selected, selecting Data Format F6 (which does not exist) causes the Digital488/80A to generate a Service Request.			
Mode M16 enables the Digital488/80A to generate a Service Request when it has completed the execution of a set of commands from the bus controller. This may be used by the controller to assure the completion of a set of commands before sending a subsequent set of commands.			
EXAMPLE 1: Invalid Command.			
PRINT#1,"CLE	AR08"	Line 1: Reset the Digital488/80A.	
PRINT#1, "OUT	PUT08;M4X"	Line 2: Select SRQ on bus error.	
PRINT#1, "OUT	PUT08;W7X"	Line 3: Send an invalid command (no W command exists).Note: ERROR and SRQ LED indicators should illuminate.	
EXAMPLE 2: Alte	EXAMPLE 2: Alternative command strings.		
PRINT#1, "CLE	AR08"	Line 1: Reset the Digital488/80A.	
PRINT#1, "OUT	PUT08;M1X	M4X" Line 2: Select SRQ on bus error, and SRQ on Service input transition.	
PRINT#1, "OUT	PUT08;M5X"	Line 3: This command string would have the same effect as the command string sent in the line above where M1X plus M4X equals M5X.	
L			

O - Recall Configuration

SYNTAX	Oval	Load configuration val, where val = value from 0 to 100.
	0?	Returns currently loaded configuration val.
DECODIDEION		

DESCRIPTION

The Recall Configuration (0) command is used to load a previously-saved configuration from Non-Volatile RAM and use it as the present configuration. The argument of the command val may range from 0 to 100. Configuration 0 is the power-up configuration. Any load of a configuration not previously-saved with the Save Configuration (S) command, configures the channel with the default setting for each command (i.e. Data Format F0, Bus Terminator Y0, etc.) Issuing an O? query command returns the configuration number last recalled.

EXAMPLE

PRINT#1,"CLEAR08"
PRINT#1,"OUTPUT08;05X"

Line 1: Reset the Digital488/80A..

Line 2: Load Configuration 5 from Non-Volatile RAM for use as the present configuration.

P - Port Select

SYNTAX	Pn	Select port(s) n for data I/O, where $n = value$ from 0 to 5.
	P0	(Default) Select all 5 ports.
	P1	Select Port 1.
	P2	Select Port 2.
	P3	Select Port 3.
	P4	Select Port 4.
	P5	Select Port 5.
	P?	Returns current port(s) selection n.
DECODIDITION		

DESCRIPTION

The Port Select (P) command determines which port is selected for data input/output. In the default mode P0, all 5 ports are selected. Modes P1 through P5 select a specific 8-bit port.

It is recommended that the Bus Input/Output (G) command be used with mode P0 to select which type of port data (input or output) is sent, when the Digital488/80A is addressed to Talk. Data in modes P1 through P5 are input or output in groups of 8 bits.

EXAMPLE

PRINT#1, "CLEAR08"
PRINT#1, "OUTPUT08; P4X"

Line 1: Reset the Digital488/80A. Line 2: Select Port 4.

Q - Inhibit

SYNTAX	Qn	Define mode n of Inhibit output line, where $n = 0$ or 1 .
	Q0	Clear the Inhibit line (return to unasserted state).
	Q1	Set the Inhibiti line (place in the asserted state).
	Q?	Returns current Inhibit output line mode n.
DESCRIPTION		
The Inhibit (Q) command allows software control of the Inhibit output line, independent of any other I/O activities. To change the active state of the Inhibit line, the Invert (I) command is used.		

EXAMPLE

PRINT#1,"CLEAR08" PRINT#1,"OUTPUT08;Q1X" Line 1: Reset the Digital488/80A.

Line 2: Set the Inhibit line on Channel 0.

		R - Data Ready		
SYNTAX	Rn	Define mode n of digital input port data to be latched, where $n = 0, 1, or 2$.		
	R0	(Default) Define data to be not latched, and to be read whenever the		
	R1	Define data to be latched on an EDR transition.		
	R2	Define data to be latched and buffered on an EDR transition.		
	R?	Returns current Data Ready mode n.		
	Note:	EDR cannot be used to capture data in the F5 high-speed binary format.		
DESCRIPTION				
The Data Ready (\mathbb{R}) command enables digital input port data to be latched. When used in conjunction with the Service Request Mask (\mathbb{M}) command $\mathbb{M}2$, the External Data Ready (EDR) line can both latch the input data and generate a Service Request (SRQ) to signal the controller that new data is available.				
In the default mod	e R0, data is re	ad when the Digital488/80A is addressed to Talk.		
In mode R1 , the Digital488/80A unit waits for an EDR transition on the selected channel before latching the data and formatting the data for output. If the unit is addressed to Talk before EDR is asserted, the bus hangs up until the EDR pulse occurs. Once EDR is asserted, the data remains latched until the unit is addressed to Talk, and the data is read by the controller. If EDR transitions again before the previous EDR buffered data has been read, the Digital488/80A generates an Internal Data Buffer Overrun (E6) and ignores the EDR read request. The Inhibit line is asserted once for each data read operation for all Data Format (F) modes, except high-speed binary mode F5.				
In mode R2, succe readings in the but this mode in the sa buffer, the Digital4	In mode R2 , successive readings (up to 2000) may be latched and stored in the internal data buffer. The number of readings in the buffer may be found using the Buffer (L) command query L? . The EDR and Inhibit lines function in this mode in the same manner as in mode R1 . If an attempt is made to store more than 2000 readings in the internal buffer, the Digital488/80A generates an Internal Data Buffer Overrun (E6).			
The EDR signal m microsecond. The Invert (I) commar	ust be at least [.] EDR line defai Id I32 . The El	.0 microsecond wide and should have a rise-and-fall time of less than 1.0 llts to rising-edge sensitive, but can be changed to falling-edge sensitive with the DR line cannot be used to capture data in the Data Format (F) mode F5.		
		CAUTION		
Bec exa har jum	Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).			
EXAMPLE 1				
	3000			
PRINT#1, "CLE PRINT#1, "OUT	PUT08;R1X"	 Line 1: Reset the Digital488/80A. Line 2: Data is read only after a rising-edge signal is applied to the EDR line (only one reading is stored in the buffer and must be read before another reading can be taken). 		
EXAMPLE 2				
PRINT#1,"CLE	AR08"	Line 1: Reset the Digital488/80A.		
DIM B\$(100)		Line 2: Dimension an array to store buffered data.		
PRINT#1, "OUT	PUT08;C0P0	Line 3: Configure all 5 ports as inputs; select all 5 ports.		
PRINT#1, "OUT	PUT08;R2X"	Line 4: Data is latched and buffered on an EDR transition.		
PRINT#1, "OUT	PUT08;G3X"	Line 5: Buffered I/O data is sent when unit is addressed to Talk.		
FOR I = 1 TO	50	Line 6: Fifty readings (one reading per EDR transition) are taken and stored in the internal buffer.		
PRINT#1, "ENTER08", Line 7: Read the internal buffer and store the data in the array. INPUT#2, B\$(I), NEXT I,				
S - Save Configuration

SYNTAX	Sval	Save current configuration as configuration val, where val = value from 0 to 100.
	S?	Returns the last saved configuration val (not the currently loaded configuration).
DESCRIPTION		

The Save Configuration (S) command is used to save a non-volatile copy of the present channel configuration for later recall with the Recall Configuration (O) command. The argument val for this command may range from 0 to 100, allowing 101 different configurations to be saved in battery-backed-up RAM. Upon power up, the default configuration is configuration 0. The present state of all output bits is read before saving. When the configuration is restored using the Recall Configuration command, the outputs are set to the same values they had at the time that the Save Configuration command was executed. If it is desired that the outputs be set to a specific state as part of a configuration, the Data Output (D) command should be used just prior to the Save Configuration (S) command to insure that the data bits are set to the proper state upon retrieval of the configuration.

CAUTION



Because the Configuration (C) command is used, the following programming example(s) will not work properly if the HVCX1 option is installed with a conflicting hardware configuration. To be safe, remove the HVCX1 board and replace it with the jumper board to run the example(s).

EXAMPLE

PRINT#1, "CLEAR08" Line 1	Reset the Digital488/80A.
PRINT#1, "OUTPUT08; C5X" Line 2	: Configure all 5 ports as outputs.
PRINT#1, "OUTPUT08; F3X" Line 3	: Select the ASCII decimal data format.
PRINT#1, "OUTPUT08; P4X" Line 4	: Select Port 4.
PRINT#1, "OUTPUT08;S57X" Line 5	: Save the present channel configuration as configuration 57.

SYNTAX	Tn	Define mode n to test Digital488/80A communication, where $n = 0$ or 1.
	т0	Turn off the TEST LED indicator on Digital488/80A front panel.
	T1	Turn on the TEST LED indicator on Digital488/80A front panel.
DESCRIPTION		

The Test (**T**) command is used to verify that communication has been established between the PC/IEEE 488 controller and the Digital488/80A. If the Test (**T**) command **T1** is executed, then the front panel TEST LED indicator should light up. If the Test (**T**) command **T0** is executed, then the front panel TEST LED indicator should turn off.

EXAMPLE

PRINT#1,"CLEAR08"	Line 1: Reset the Digital488/80A.
PRINT#1, "OUTPUT08;T1X"	Line 2: Turn on the TEST LED indicator (TEST LED should be on).
PRINT#1, "OUTPUT08;T0X"	Line 3: Turn off the TEST LED indicator (TEST LED should be off).

U - User Status

SYNTAX	Uval	Define status message val to send when the Digital488/80A is next addressed to
		Talk, where val = 0 or bit , and where bit = bit value from 1 to 40.
	U0	Send status of Digital488/80A unit.
	Ubit	Send status of bit, where bit = bit value from 1 to 40.
	Note:	After the UO status string is read by the controller, any error conditions are cleared.
DESCRIPTION		
The User Status (U) command U0 causes the Digital488/80A to send the status message when next addressed to Talk, while the command Ubit (where bit is the bit value from 1 to 40) enables the controller to read any single bit from the I/O ports.		
The U0 status string of the Digital488/80A may be read at any time without interfering with normal operation, and after the string is read by the controller, any error conditions are cleared. When the command U0 is received, the format of		

When the command **Ubit** is received, the format of the **Ubit** status message is an ASCII character 1 or 0, depending on the level of the data line, and the state of the Invert (I) command I16.

EXAMPLE 1: User Status U0 - Digital488/80A Status

PRINT#1, "CLEAR08"	Line 1: Reset the Digital488/80A.
PRINT#1,"OUTPUT08;U0X"	Line 2: Request the status of the Digital488/80A.
PRINT#1,"ENTER08",	
INPUT#2,A\$	Line 4: Read the status byte.
PRINT A\$	Line 5: Display shows: 1.0C0E0F0G0I000K0L0000M000P0R0S00Y0

EXAMPLE 2: User Status Ubit - Bit Status

PRINT#1, "CLEAR08"	Line 1: Reset the Digital488/80A.
PRINT#1, "OUTPUT08;U22X"	Line 2: Request the status of the Bit 22.
INPUT#2,A\$	Line 3: Read the status message.
PRINT A\$	Line 4: Display shows: 0 (Message is dependent upon the signal applied to the input.)

System Status (U0) Return Codes

C#	Configuration
C0	All 5 ports are input.
C1	Port 1 is output; the other ports are input.
C2	Ports 1 and 2 are output; the other ports are input.
C3	Ports 1 through 3 are output; the other ports are input.
C4	Ports 1 through 4 are output; Port 5 is input.
C5	All 5 ports are output.

E#	Query Error Status
EO	No Error.
E1	Unrecognized Command.
E2	Invalid Command Parameter.
E3	Command Conflict Error.
E5	Non-Volatile RAM Checksum Failure.
E6	Internal Data Buffer Overrun
Note:	Except for E5, error is cleared upon reading error status.

F#	Data Format
FO	ASCII hexadecimal (4 bits per character).
F1	ASCII character (4 bits per character).
F2	ASCII binary (1 bit per character).
F3	ASCII decimal (8 bits per number).
F4	Binary (each byte = 8 bits).
Note	In Data Format F5 (high-speed binary), the command interpreter is disabled.

G#	Bus Input/Output
G0	Input and output port data are sent when addressed to Talk.
G1	Only input port data is sent
G2	Only output port data is sent
G3	Buffered input and output data are sent
G4	Continuous buffered input and output data are sent

I###	Invert	
IO	All handshaking/control lines are active high, all data lines are high true.	
I1	The Inhibit output line is active low.	
12	The Trigger output line is active low.	
14	The Data Strobe output line is active low.	
18	The Clear output line is active low.	
I16	The Data lines are low true.	
I32	The EDR input line is falling-edge sensitive.	
164	The Service input line is falling-edge sensitive.	
Note:	The status message reflects the sum of all received Invert commands.	

К#	End-Or-Identify	
К0	EOI enabled; assert EOI on last byte transferred.	
Kl	EOI disabled; do not assert EOI on last byte transferred.	

L####	Buffer	
####	The number of port readings in the internal data buffer (from 0 to 2000).	
	·	

M##	Service Request Mask			
M0	SRQ is disabled.			
Ml	SRQ on Service input transition.			
M2	SRQ on EDR input transition.			
M4	SRQ on IEEE 488 bus error.			
M16	SRQ on Ready.			
Note:	The status message reflects the sum of all received Service Request Mask commands.			

P#	Port Select
P0	All 5 ports selected.
P1	Port 1 selected.
P2	Port 2 selected.
P3	Port 3 selected.
P4	Port 4 selected.
P5	Port 5 selected.

R#	Data Ready
R0	Data is not latched, but is read whenever the Digital488/80A is addressd.
R1	Data is latched on an EDR transition.
R2	Data is latched and buffered on an EDR transition.

Y#	Bus Terminator
YO	Carriage-return line-feed (CR LF).
¥1	Line-feed carriage-return (LF CR).
¥2	Carriage return (CR) only.
¥3	Line feed (LF) only.

V - View Configuration

	1			
SYNTAX	Vval View (but not load) configuration val, where val = value from 0 to 100.			
DESCRIPTION				
The View Configuration (∇) command is used to look at a configuration previously-saved without loading it for use as the present configuration. In response to this command, the Digital488/80A returns a string in the following format: S###C#F#G#I###K#M###P#R#Y#D0000000Z where each # equals the option for that command saved in the requested configuration. Data between the D and the Z are dependent upon the state of the I/O lines at the time when the configuration was saved.				
EXAMPLE				
PRINT#1,"CLE. PRINT#1,"OUT INPUT#2,A\$, PRINT A\$	AR08" PUT08;V18X"	 Line 1: Reset the Digital488/80A. Line 2: View configuration 18. Line 4: Display is: S018C5F2G2I000K1M016P0R1Y2D000000002 where this message is interpreted as follows: S018 - Saved configuration 18. C5 - All 5 ports are outputs. F2 - ASCII binary data format. G2 - Only output port data sent when addressed to Talk. I000 - Data lines are active high. K1 - EOI disabled. M016 - SRQ on Ready. P0 - All 5 ports are selected. R1 - Data is latched on an EDR transition. Y2 - Bus terminator is CR only. 		

V? - View Version

• • • • • • • •	V?	View the current firmware revision level of the ROM.				
	Note:	This V? command is not related to the above View Configuration (V) command.				
DESCRIPTION						
The View Version (v ?) command is used to look at the firmware revision level of the ROM. In response to this command, the Digital488/80A returns a number in the format *.* where each * is a one-digit number. This View Version (v ?) command is not related to the above View Configuration (v) command. But the Execute (x) command is not needed since View Version is still interpreted as a query command.						
EXAMPLE						
PRINT#1, "CLEAD	R08"	Line 1: Reset the Digital488/80A.				
PRINT#1,"CLEAN PRINT#1,"OUTPU PRINT#1,"ENTEN	R08" JT08;V?" R08"	Line 1: Reset the Digital488/80A. Line 2: Request the Digital488/80A firmware revision level.				
PRINT#1,"CLEAN PRINT#1,"OUTPU PRINT#1,"ENTEN INPUT#2,A\$,	R08" JT08;V?" R08"	Line 1: Reset the Digital488/80A. Line 2: Request the Digital488/80A firmware revision level. Line 4: Read data from the Digital488/80A.				

SYNTAX	х	Execute the command string.		
DESCRIPTION				
Commands sent to the Digital488/80A will result in no action until the unit is instructed to execute these commands. This is done by issuing the Execute (X) command, usually as the last character of a command string. Commands sent without an X are stored in an internal buffer and are not executed until an X is received. Any number of Execute (X) commands may be inserted into the same command string. For example, if the Bit Set (A) command is used more than once in a command string, then the X command must be used after each use of the A command.				
EXAMPLE				
PRINT#1, "CLEA PRINT#1, "OUTI PRINT#1, "OUTI PRINT#1, "OUTI	AR08" PUT08;F2" PUT08;X" PUT08;A1XA	 Line 1: Reset the Digital488/80A. Line 2: Send Data Format F2 to the Digital488/80A command input buffer. Line 3: Instruct the Digital488/80A to execute the F2 command. Line 4: Send two Bit Set (A) commands within the same command string. 		

SYNTAX	X Yn Define mode n of IEEE 488 bus terminator, where $n = 0, 1, 2, or 3$.				
	YO	(Default) Define carriage-return line-feed (CR LF).			
	¥1	Define line-feed carriage-return (LF CR).			
	¥2	Define carriage return (CR) only.			
	¥3	Define line feed (LF) only.			
	Y?	Returns current bus terminator mode n.			
	Note:	To save a bus terminator as the new default setting, use the Save Configuration (S) command S0.			
DESCRIPTION					
At power-up, the IEEE 488 bus terminator defaults to the Bus Terminator (Y) setting saved in configuration 0 (the power-up configuration). It may also be programmed for any combination of carriage return (CR) and line feed (LF). Mode Y0 is the most commonly-accepted terminator (CR LF). Mode Y1 reverses the sequence (LF CR). Mode Y2 sends carriage return (CR) only, while mode Y3 sends line feed (LF) only. To save a bus terminator as the new default setting, use the Save Configuration (S) command S0.					
EXAMPLE					
PRINT#1, "OUTPUT08;Y3X" Line 1: Select the line feed terminator.					

Y - Bus Terminator

Digital488/80A User's Manual

? - Query

STRIAN	?	(Command Support) Returns present configuration or mode of the command preceding the ?.			
	Note:	e exception to this command description is the View Version (V?) command			
		which is not related to the View Configuration (\mathbf{v}) command.			
DESCRIPTION					
All Digital488/80A commands offer a Query (?) option which may be used to determine the present configuration or mode of a command previously executed. To use this option, the first letter of the command is used, followed by a question mark (?). One exception to this command description is the View Version (V?) command which is not related to the View Configuration (V) command. Any number of these Query commands may be combined into one string to allow the user to construct a specialized status command requesting the Digital488/80A to return only that information which is of interest for a given application. The Execute (X) command is not needed when using the Query option of a command.					
EXAMPLE 1. Char	anal 1 SPO St	atus			
		2003.			
PRINT#1, "CLE	AR08"	Line 1: Reset the Digital488/80A			
PRINT#1, "OUTI	PUT08;M4X"	Line 2: Select SRO on IEEE 488 bus error.			
PRINT#1, "OUTI	TO8;M?"	Line 3: Determine the last Service Request Mask (M) command executed.			
PRINT#1,"ENTH	ER08"	Line 4: Read data from the Digital488/80A.			
INPUT#2,A\$,					
PRINT A\$		Line 6: Display shows: M4			
EXAMPLE 2: Usin	g the User Sta	tus (U) Command to Return Channel 1 Status.			
PRINT#1. "CLEA	AR08"	Line 1: Reset the Digital488/80A			
PRINT#1. "OUT	-1100	Line 2: Request the status of Channel 1			
PRINT#1,"ENTE	3R08"	Line 3: Read data from the Digital488/80A			
INPUT#2,A\$,					
PRINT A\$		<pre>Line 5: Display shows the status message: *.*C#E#F#G#I###K#L####M###P#R#S##Y#</pre>			
EXAMPLE 3: Using a Query (?) Command String to Return the Same Channel 1 Status.					
PRINT#1, "CLEAR08"		Line 1: Reset the status of Channel 1			
F?G?I?K?L?M	/0108;V?C?I I?P?R?S?Y?X	Line 2: Request the status of Channel 1.			
PRINT#1,"ENTE	SR08"	Line 3: Read data from the Digital488/80A.			
INPUT#2,A\$,					
PRINT A\$		<pre>Line 5: Display shows the same status message: * .*C#E#F#G#I###K#L####M###P#R#S##Y#</pre>			

SUMMARY	The Serial Poll Status byte is sent upon receiving the Serial Poll (SPOLL) command from the IEEE 488 bus controller.			
	Bit Location	Decimal Value	Description	
	DIO1	1	(LSB) Service input transition.	
	DIO2	2	EDR (External Data Ready) input transition.	
	DIO3	4	IEEE 488 bus error.	
	DIO4	8	Not used; always logic 0.	
	DI05	16	Ready for more commands.	
	DIO6	32	Not used; always logic 0.	
	DIO7	64	Service Request (SRQ) bit.	
	DIO8	128	(MSB) Not used; always logic 0.	
DESCRIPTION				
The Serial Poll Status byte is sent upon receiving the Serial Poll (SPOLL) command from the controller. Refer to the				

The Serial Poll Status byte is sent upon receiving the Serial Poll (SPOLL) command from the controller. Refer to the Service Request Mask (M) command description for details on how the Serial Poll Status byte is affected. To enable each bit to reflect the true status of the device, the appropriate M command must be executed. The significance of each bit in the Serial Poll Status byte is shown below:

- **DIO1:** When enabled by the **M1** command, the **DIO1** bit is set by a transition on the Service input line, its active transition state determined by the Invert (I) command I64. **DIO1** is cleared after the controller Serial Polls the Digital488/80A.
- DIO2: When enabled by the M2 command, the DIO2 bit is set by a transition on the EDR input line, its active transition state determined by the Invert (I) command I32. DIO2 is cleared after the controller Serial Polls the Digital488/80A.
- **DIO3:** The **DIO3** bit is set when an invalid command is sent to the Digital488/80A. The **M4** command enables a Service Request (SRQ) to occur when an invalid command is received. The bit is cleared after the controller sends the User Status (U) command UO, and reads the status string from the Digital488/80A.
- DIO4: DIO4 is not used, and is always a logic 0.
- DIO5: The DIO5 bit is set after an entire command string has been received and processed by the Digital488/80A. The bit is cleared while the Digital488/80A is processing commands which have been received from the controller. When used with the M16 command, a Service Request (SRQ) is also generated when the DIO5 bit is set. An Execute (X) command must be received before the DIO5 bit can be cleared.
- **DIO6: DIO6** is not used, and is always a logic 0.
- **DIO7:** The **DIO7** bit is set when the Digital488/80A generates a Service Request (SRQ). This is used by the controller to determine that the Service Request was indeed generated by the Digital488/80A.
- DIO8: DIO8 is not used, and is always a logic 0.

EXAMPLE	
PRINT#1, "CLEAR08"	Line 1: Reset the Digital488/80A.
PRINT#1, "OUTPUT08;M4X"	Line 2: Select SRQ on IEEE 488 bus error.
PRINT#1, "OUTPUT08; F7X"	Line 3: Send an invalid bus command. The ERROR and SRQ LED indicators should light up.
PRINT#1,"SPOLL08"	 Line 4: The Serial Poll Status byte returned should be 84 (64+16+04). The interpretation of this Serial Poll Status byte is as follows: 64 - The Digital488/80A was the source of the SRQ. 16 - The Digital488/80A is ready for more commands. 04 - There is an IEEE 488 bus error. When the Digital488/80A is Serial Polled, the SRQ LED indicator turns off.

Serial Poll Status Byte

Notes

Radio Interference Problems...... 79

Electrostatic Discharge (ESD) Damage...... 79

Other Issues..... 79

Power-Up Activation..... 79 Buffer Overrun..... 80 Query Error Status..... 80

Radio Interference Problems

Digital488/80A hardware systems generate, use and can radiate radio frequency energy, and if not installed and not used correctly, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, you the user are encouraged to try to correct the interference by one or more of the following measures:

- Antenna Adjustment: Reorient or relocate the receiving antenna.
- Spatial Separation: Increase the separation between the equipment and receiver.
- *Circuit Separation:* Connect the equipment to an outlet on a circuit different from that to which the receiver is connected.

Otherwise, consult the dealer of an experienced radio/television technician for help.

Electrostatic Discharge (ESD) Damage

The discharge of static electricity can damage some electronic components. Semiconductor devices are especially susceptible to ESD damage. You should always handle components carefully, and you should never touch connector pins or circuit components unless you are following ESD guidelines in an appropriate ESD-controlled area. Such guidelines include the use of properly-grounded mats and wrist straps, ESD bags and cartons, and related procedures.

Other Issues

Power-Up Activation



Line Voltage: The protective conductor terminal on the AC line connector must be connected to an external protective earthing system. Failure to make such a connection will impair protection from shock.

CAUTION

LED Patterns for Error Conditions									
Condition	LED Indicators								
Condition	TALK	LISTEN	SRQ	ERROR	TEST	POWER			
Normal (No Errors)	(Off)	(Off)	(Off)	(Off)	(Off)	ON			
ROM Error	ON	ON	ON	ON	ON	ON			
RAM Error	FLASHING	FLASHING	FLASHING	FLASHING	FLASHING	ON			
NV-RAM Checksum Error	(Off)	(Off)	(Off)	ON	(Off)	ON			
No Power	(Off)	(Off)	(Off)	(Off)	(Off)	(Off)			

With the power cord plugged in and connected to the Digital488/80A, turn on the unit by depressing the rear-panel power switch. All of the front-panel LED indicators should light up for approximately one second while the Digital488/80A performs an internal ROM and RAM self-check. At the end of this self-check all of the LED indicators should turn off except for *POWER*.

Otherwise, the Digital488/80A may be in an error condition according to the one of the four following LED patterns:

- If all of the LED indicators remain on: Then a ROM error has occurred.
- If the POWER LED indicator remains on while the rest of the LED indicators flash continuously: Then a RAM error has occurred. Try cycling the power to the Digital488/80A to determine that the error is repeatable.
- If the POWER and ERROR LED indicator remain on while the rest of the LED indicators are off: Then a checksum error on Non-Volatile RAM occurred, and the saved configurations may be lost. The checksum error condition may be cleared by doing a save of a configuration using the Save Configuration (s) command.

Note: The error condition *cannot* be cleared by using the *Query Error Status* (E?) command.

• *If all of the LED indicators are off:* Then there may not be any power being supplied to the Digital488/80A. In this event, check to make sure that the AC power cable is securely connected at both ends. Otherwise, there may be a problem with the fuse. For more information, see section *Power Line & Fuse Configuration* in Chapter 3.

Buffer Overrun

In *Data Ready* (**R**) mode **R1**, the Digital488/80A waits for an EDR transition on the selected channel before latching the data and formatting it for output. If the EDR line has changed state prior to being addressed to Talk, the data read at the time of EDR is buffered for output when next addressed to Talk. If EDR changes again before the previous EDR buffered data has been output, the Digital488/80A generates an Internal Data Buffer Overrun (**E6**) error and ignores the EDR read request. After output in the **F0** through **F4** formats, the Digital488/80A must be readdressed to Talk to perform subsequent buffered output of EDR captured data.

In *Data Ready* (**R**) mode **R2**, the Digital488/80A waits for an EDR transition on the selected channel before latching the data and storing them in the internal data buffer. Up to 2000 readings may be latched and stored. The EDR and Inhibit lines function in the same manner as in the **R1** mode. If an attempt is made to store more than 2000 readings, the Digital488/80A generates an Internal Data Buffer Overrun (**E6**) error. After output in the **F0** through **F4** formats, the Digital488/80A must be readdressed to Talk to perform subsequent buffered output of EDR captured data.

For more information, see the *Data Ready* (**R**) and *Query Error Status* (**E**?) commands in *Chapter 6: Digital*488/80A Commands.

Query Error Status

The Query Error Status (\mathbf{E} ?) command is used to determine the present error condition on the selected channel of the Digital488/80A. After execution of the \mathbf{E} ? command, the present error condition is cleared. The error condition is also cleared by executing the User Status (\mathbf{U}) command \mathbf{U} 0. When an error has occurred, the front-panel ERROR LED indicator turns on. The ERROR LED stays on until an \mathbf{E} ? or \mathbf{U} 0 command is executed.

If a Non-Volatile RAM Checksum Failure ($\mathbf{E5}$) occurs, then it can only be cleared by doing a save of the configuration using the *Save Configuration* (\mathbf{S}) command. Executing this command updates the checksum to a known value and clears the $\mathbf{E5}$ error condition.

For more information, see the *Query Error Status* (E?) and *User Status* (U) commands in *Chapter 6: Digital488/80A Commands*.

Digital488/80A HVCX1 Configuration Record...... 81

Hardware Setup...... 81 Software Setup...... 82 DB-50 Connector Wiring Reference...... 83

Digital488/80A HVCX1 Configuration Record

To use this *Configuration Record*, check the boxes for the options configured. Where appropriate, write in the voltage value selected. A wiring reference chart for each channel is provided for recording the equipment wired to the DB-50 connectors.

Make a copy of this blank form or write in pencil so future changes can be recorded.

Hardware Setup

Refer to the section "Hardware Setup" in Chapter 2: Digital488/80A Setup.

IEEE 488 Bus Addressing								
ρ Dual Primary, o	ρ Secondary							
Channel 0 Address:	Channel 0 Address:							
Channel 1 Address:	Channel 1 Address:							

Channel 0									
	Port 1	Port 2	Port 3	Port 4	Port 5				
Inputs	ρV	ρV	ρV	ρV	ρV				
Outputs	ρ	ρ	ρ	ρ	ρ				
Pin 48 (Flyb	ack/Pull-Up)	Co	Control (Output Handshaking Lines)						
ρ	V	ρ +5 VDC, or ρ User DefinedV							

	Channel 1										
	Port 1	Port 2	Port 3	Port 4	Port 5						
Inputs	ρV	ρV	ρV	ρV	ρV						
Outputs	ρ	ρ	ρ	ρ	ρ						
Pin 48 (Flyb	ack/Pull-Up)	Control (Output Handshaking Lines)									
ρ	V	ρ +5 VDC, or ρ User DefinedV									

CAUTION

The hardware and software configurations for the input and output ports must agree. The Digital488/80A unit is protected from configuration conflict, but the I/O lines will not respond properly.

Software Setup

	Channel 0											
Configuration Command	Port 5	Port 4	Port 3	Port 2	Port 1							
ρ C0	Input	Input	Input	Input	Input							
ρ Cl	Input	Input Input		Input	Output							
ρ C2	Input	Input	Input Output		Output							
ρ C3	Input	Input	Output	Output	Output							
ρ C4	Input	Output	Output	Output	Output							
ρ C5	Output	Output	Output	Output	Output							

Refer to the Configure (C) command in *Chapter 6: Digital488/80A Commands*.

	Channel 1											
Configuration Command	Port 5 Port 4		Port 3	Port 2	Port 1							
ρ CO	Input	Input	Input	Input	Input							
ρ Cl	Input	Input	Input	Input	Output							
ρ C2	Input	Input	Input	Output	Output							
ρ C3	Input	Input	Output	Output	Output							
ρ C4	Input	Output	Output	Output	Output							
ρ C5	Output	Output	Output	Output	Output							

CAUTION



The hardware and software configurations for the input and output ports must agree. The Digital488/80A unit is protected from configuration conflict, but the I/O lines will not respond properly.

DB-50 Connector Wiring Reference

Refer to the section "Digital I/O Ports" in Chapter 2: Digital488/80A Setup.

(17	16	15	14	13	12	11	10	9	8	3	6	5	4	3	2	1)
	33	3_32	ટ્ર ર્	ો રો	2	€28	3 2	2 ع	6 2	5 2	<u>4</u> 2	3 2	<u> </u>	1_2	9_1	9_1	8
	50	49	<u>48</u>	4 /	46	4 5	44	4 3	4 2	4 1	<u>40</u>	39	38	37	36	35	34

Rear Panel DB-50 Connector Pin-Out

	Channel 0										
Pin	Description	Signal Name	Pin	Description	Signal Name						
1	Port 1 Bit 1 (I/O)		26	Port 4 Bit 2 (I/O)							
2	Port 1 Bit 2 (I/O)		27	Port 4 Bit 3 (I/O)							
3	Port 1 Bit 3 (I/O)		28	Port 4 Bit 4 (I/O)							
4	Port 1 Bit 4 (I/O)		29	Port 4 Bit 5 (I/O)							
5	Port 1 Bit 5 (I/O)		30	Port 4 Bit 6 (I/O)							
6	Port 1 Bit 6 (I/O)		31	Port 4 Bit 7 (I/O)							
7	Port 1 Bit 7 (I/O)		32	Port 4 Bit 8 (I/O)							
8	Port 1 Bit 8 (I/O)		33	Port 5 Bit 1 (I/O)							
9	Port 2 Bit 1 (I/O)		34	Port 5 Bit 2 (I/O)							
10	Port 2 Bit 2 (I/O)		35	Port 5 Bit 3 (I/O)							
11	Port 2 Bit 3 (I/O)		36	Port 5 Bit 4 (I/O)							
12	Port 2 Bit 4 (I/O)		37	Port 5 Bit 5 (I/O)							
13	Port 2 Bit 5 (I/O)		38	Port 5 Bit 6 (I/O)							
14	Port 2 Bit 6 (I/O)		39	Port 5 Bit 7 (I/O)							
15	Port 2 Bit 7 (I/O)		40	Port 5 Bit 8 (I/O)							
16	Port 2 Bit 8 (I/O)		41	Clear (Out)							
17	Port 3 Bit 1 (I/O)		42	Data Strobe (Out)							
18	Port 3 Bit 2 (I/O)		43	Trigger (Out)							
19	Port 3 Bit 3 (I/O)		44	Inhibit (Out)							
20	Port 3 Bit 4 (I/O)		45	Service Input (In)							
21	Port 3 Bit 5 (I/O)		46	Ext. Data Ready (In)							
22	Port 3 Bit 6 (I/O)		47	(Not Used)							
23	Port 3 Bit 7 (I/O)		48	HVCX1 Flyback							
24	Port 3 Bit 8 (I/O)		49	+5 V (50 mA max)							
25	Port 4 Bit 1 (I/O)		50	I/O Common (Gnd)							



Rear Panel DB-50 Connector Pin-Out

		Char	nnel 1		
Pin	Description	Signal Name	Pin	Description	Signal Name
1	Port 1 Bit 1 (I/O)		26	Port 4 Bit 2 (I/O)	
2	Port 1 Bit 2 (I/O)		27	Port 4 Bit 3 (I/O)	
3	Port 1 Bit 3 (I/O)		28	Port 4 Bit 4 (I/O)	
4	Port 1 Bit 4 (I/O)		29	Port 4 Bit 5 (I/O)	
5	Port 1 Bit 5 (I/O)		30	Port 4 Bit 6 (I/O)	
6	Port 1 Bit 6 (I/O)		31	Port 4 Bit 7 (I/O)	
7	Port 1 Bit 7 (I/O)		32	Port 4 Bit 8 (I/O)	
8	Port 1 Bit 8 (I/O)		33	Port 5 Bit 1 (I/O)	
9	Port 2 Bit 1 (I/O)		34	Port 5 Bit 2 (I/O)	
10	Port 2 Bit 2 (I/O)		35	Port 5 Bit 3 (I/O)	
11	Port 2 Bit 3 (I/O)		36	Port 5 Bit 4 (I/O)	
12	Port 2 Bit 4 (I/O)		37	Port 5 Bit 5 (I/O)	
13	Port 2 Bit 5 (I/O)		38	Port 5 Bit 6 (I/O)	
14	Port 2 Bit 6 (I/O)		39	Port 5 Bit 7 (I/O)	
15	Port 2 Bit 7 (I/O)		40	Port 5 Bit 8 (I/O)	
16	Port 2 Bit 8 (I/O)		41	Clear (Out)	
17	Port 3 Bit 1 (I/O)		42	Data Strobe (Out)	
18	Port 3 Bit 2 (I/O)		43	Trigger (Out)	
19	Port 3 Bit 3 (I/O)		44	Inhibit (Out)	
20	Port 3 Bit 4 (I/O)		45	Service Input (In)	
21	Port 3 Bit 5 (I/O)		46	Ext. Data Ready (In)	
22	Port 3 Bit 6 (I/O)		47	(Not Used)	
23	Port 3 Bit 7 (I/O)		48	HVCX1 Flyback	
24	Port 3 Bit 8 (I/O)		49	+5 V (50 mA max)	
25	Port 4 Bit 1 (I/O)		50	I/O Common (Gnd)	

В

IEEE 488 Bus & Serial Bus Lines...... 81 IEEE 488 Bus Commands...... 86 ASCII Codes...... 87 ASCII Code Summary...... 87 Decimal Values 00 to 63 - ACG, UCG & LAG...... 87 Decimal Values 64 to 127 - TAG & SCG...... 88 ASCII Code Details...... 89 Decimal Values 00 to 31 - ACG & UCG Characteristics...... 89 Decimal Values 00 to 31 - ACG & UCG Characteristics...... 90 Decimal Values 32 to 63 - LAG..... 91 Decimal Values 64 to 95 - TAG..... 92 Decimal Values 96 to 127 - SCG...... 93

IEEE 488 Bus & Serial Bus Lines

Bus State	Bus Line			Data	Transfe	r (DIO)	Lines		
		8	7	6	5	4	3	2	1
Bus Manage	ment Lines								
IFC	Interface Clear								
REN	Remote Enable								
IEEE 488 Inte	erface: Bus Management Lines								
ATN	Attention (\$04)	0	0	0	0	0	1	0	0
EOI	End-Or-Identify (\$80)	1	0	0	0	0	0	0	0
SRQ	Service Request (\$40)	0	1	0	0	0	0	0	0
IEEE 488 Inte	erface: Handshake Lines								
DAV	Data Valid (\$08)	0	0	0	0	1	0	0	0
NDAC	Not Data Accepted (\$10)	0	0	0	1	0	0	0	0
NRFD	Not Ready For Data (\$20)	0	0	1	0	0	0	0	0
Serial Interfa	ce: Bus Management Lines								
DTR	Data Terminal Ready (\$02)	0	0	0	0	0	0	1	0
RI	Ring Indicator (\$10)	0	0	0	1	0	0	0	0
RTS	Request To Send (\$01)	0	0	0	0	0	0	0	1
Serial Interfa	ce: Handshake Lines								
CTS	Clear To Send (\$04)	0	0	0	0	0	1	0	0
DCD	Data Carrier Detect (\$08)	0	0	0	0	1	0	0	0
DSR	Data Set Ready (\$20)	0	0	1	0	0	0	0	0
Hexadecimal	& Decimal Values								
	Hexadecimal Value	\$80	\$40	\$20	\$10	\$08	\$04	\$02	\$01
	Decimal Value	128	064	032	016	008	004	002	001

IEEE 488 Bus Commands

Bus State	IEEE 488 Bus Command			Data	Transfe	r (DIO)	Lines		
	(ATN is asserted "1")	8	7	6	5	4	3	2	1
DCL	Device Clear	0	0	0	1	0	1	0	0
GET	Group Execute Trigger (\$08)	0	0	0	0	1	0	0	0
GTL	Go To Local (\$01)	0	0	0	0	0	0	0	1
LAG	Listen Address Group (\$20-3F)	0	0	1	a	d	d	r	n
LLO	Local Lock Out (\$11)	0	0	0	1	0	0	0	1
MLA	My Listen Address	0	0	1	a	d	d	r	n
MTA	My Talk Address	0	1	0	a	d	d	r	n
PPC	Parallel Poll Config	0	1	1	0	S	P2	P1	P0
PPD	Parallel Poll Disable (\$07)	0	0	0	0	0	1	1	1
PPU	Parallel Poll Unconfig (\$15)	0	0	0	1	0	1	0	1
SCG	Second. Cmd. Group (\$60-7F)	0	1	1	С	0	m	m	d
SDC	Selected Device Clear (\$04)	0	0	0	0	0	1	0	0
SPD	Serial Poll Disable (\$19)	0	0	0	1	1	0	0	1
SPE	Serial Poll Enable (\$18)	0	0	0	1	1	0	0	0
TAG	Talker Address Group (\$40-5F)	0	1	0	a	d	d	r	n
TCT	Take Control (\$09)	0	0	0	0	1	0	0	1
UNL	Unlisten (\$3F)	0	0	1	1	1	1	1	1
UNT	Untalk (\$5F)	0	1	0	1	1	1	1	1
Hexadecima	I & Decimal Values	·							
	Hexadecimal Value	\$80	\$40	\$20	\$10	\$08	\$04	\$02	\$01
	Decimal Value	128	064	032	016	008	004	002	001

ASCII Codes ASCII Code Summary

Decimal Values 00 to 63 – ACG, UCG & LAG

			Box	tems			
	Hexad	ecimal Value	\$41	65	Decimal Valu	e	
	λ						
				`			
	E	Bus Message	01		(in center) AS	CII Character	
		Add	ressed Comm	nand Group (#	ACG)		
\$00 00	\$01 01	\$02 02	\$03 03	\$04 04	\$05 05	\$06 06	\$07 07
NUL	SOH	STX	ETX	EOT	ENQ	ACK	BEL
	GTL			SDC			PPD
\$08 08	\$09 09	\$0A 10	\$0B 11	\$0C 12	\$0D 13	\$0E 14	\$0F 15
BS	HT	LF.	V.T.	F. F.	CR	SO	ST
GET		lln	ivered Comm	and Group (II			
¢10 16	¢11 17	011 (¢10 10				¢16 00	¢17 00
					סוט בו אסע	0 22 CVN	φ17 23 ΕΠΕ
		DCZ	DCS			BIN	EID
\$18 24	\$19 25	\$1A 26	\$1B 27	\$1C 28	\$1D 29	\$1E 30	\$1F 31
CAN	EM	SUB	ESC	FS	GS	RS	ΠS
SPE	SPD	502	200		0.5	110	00
			Listen Addres	s Group (LAG)	L	
\$20 32	\$21 33	\$22 34	\$23 35	\$24 36	\$25 37	\$26 38	\$27 39
SP	!	"	#	\$	8	&	,
00	01	02	03	04	05	06	07
\$28 40	\$29 41	\$2A 42	\$2B 43	\$2C 44	\$2D 45	\$2E 46	\$2F 47
()	*	+	,	-	•	/
08	09	10	11	12	13	14	15
\$30 48	\$31 49	\$32 50	\$33 51	\$34 52	\$35 53	\$36 54	\$37 55
0	1	2	3	4	5	6	7
16	17	18	19	20	21	22	23
\$38 56	\$39 57	\$3A 58	\$3B 59	\$3C 60	\$3D 61	\$3E 62	\$3F 63
8	9	:	;	<	=	>	?
24	25	26	27	28	29	30	UNL

											_												
								. г			Box	ltems			_								
				Н	exade	ecima	l Va	alue	\$41					65	Deci	mal	Valu	e					
											A	7											
					Е	us Me	essa	ade	01						(in ce	ente	r) AS	CII C	hara	acter			
								- J - L	01						`		, -						
									Talk	Ad	dress	Grou	ıp (TAG)									
\$40		64	\$41		65	\$42		66	\$43		67	\$44		68	\$45		69	\$46		70	\$47		71
	@			Α			в			C			D			Е			F			G	
00			01			02			03			04			05			06			07		
\$48		72	\$49		73	\$4A		74	\$4B		75	\$4C		76	\$4D		77	\$4E		78	\$4F		79
	н			Ι			J			к			\mathbf{L}			М			N			0	
08			09			10			11			12			13			14			15		
\$50		80	\$51		81	\$52		82	\$53		83	\$54		84	\$55		85	\$56		86	\$57		87
	Ρ			Q			R			S			т			υ			V			W	
16			17			18			19			20			21			22			23		
\$58		88	\$59		89	\$5A		90	\$5B		91	\$5C		92	\$5D		93	\$5E		94	\$5F		95
	х			Y			\mathbf{Z}			[\]			^			_	
24			25			26			27			28			29			30			UNT	-	
			-					Sec	onda	ry (Comn	nand	Gro	oup (S	SCG)								
\$60		96	\$61		97	\$62		98	\$63		99	\$64		100	\$65		101	\$66		102	\$67		103
	`			а			b			С			d			е			f			g	
00			01			02			03			04			05			06			07		
\$68		104	\$69	_	105	\$6A	_	106	\$6B		107	\$6C		108	\$6D		109	\$6E		110	\$6F		111
	h			i			j			k			1			m			n			0	
08			09			10			11			12			13			14			15		
\$70		112	\$71		113	\$72		114	\$73		115	\$74		116	\$75		117	\$76		118	\$77		119
	р			q			r			S			t			u			v			W	
16			17			18			19			20			21			22			23		
\$78		120	\$79		121	\$7A		122	\$7B	~	123	\$7C		124	\$7D	`	125	\$7E		126	\$7F		127
	x			У			Z			ł						}			~		I)EI	
24			25			26			27			28			29			30			31		

Decimal Values 64 to 127 – TAG & SCG

ASCII Code Details

ASCII Control Codes (Decimal 00 to 31)							
Dec	Hex	Character &	Name	Bus Message			
Value	Value (\$)	Abbreviation		Due meesage			
Address							
00	\$00	None / NUL	Null	None			
01	\$01	^A / SOH	Start of Header	Go To Local (GTL)			
02	\$02	^B / STX	Start of Text	None			
03	\$03	^C / ETX	End of Text	None			
04	\$04	^D / EOT	End of Transmission	Selected Device Clear (SDC)			
05	\$05	^E / ENQ	Inquiry	None			
06	\$06	^F / ACK	Acknowledgement	None			
07	\$07	^G / BEL	Bell	Parallel Poll Disable (PPD)			
08	\$08	^H / BS	Backspace	Group Execute Trigger (GET)			
09	\$09	^I / HT	Horizontal Tab	Take Control (TCT)			
10	\$0A	^J / LF	Line Feed	None			
11	\$0B	^K / VT	Vertical Tab	None			
12	\$0C	^L / FF	Form Feed	None			
13	\$0D	^M / CR	Carriage Return	None			
14	\$0E	^N / SO	Shift Out	None			
15	\$0F	^0 / SI	Shift In	None			
Univers	al Command	Group (UCG)					
16	\$10	^P / DLE	Data Link Escape	None			
17	\$11	^Q / DC1	Device Control 1	Local Lockout (LLO)			
18	\$12	^R / DC2	Device Control 2	None			
19	\$13	^S / DC3	Device Control 3	None			
20	\$14	^T / DC4	Device Control 4	Device Clear (DCL)			
21	\$15	^U / NAK	Negative Acknowledgement	Parallel Poll Unconfig (PPU)			
22	\$16	^V / SYN	Synchronous Idle	None			
23	\$17	^W / ETB	End of Transmission Block	None			
24	\$18	^X / CAN	Cancel	Serial Poll Enable (SPE)			
25	\$19	^Y / EM	End of Medium	Serial Poll Disable (SPD)			
26	\$1A	^Z / SUB	Substitute	None			
27	\$1B	^[/ ESC	Escape	None			
28	\$1C	^\ / FS	File Separator	None			
29	\$1D	^] / GS	Group Separator	None			
30	\$1E	^^ / RS	Record Separator	None			
31	\$1F	^_ / US	Unit Separator	None			

Decimal Values 00 to 31 – ACG & UCG Characteristics

Note: (1) ASCII control codes are sometimes used to "formalize" a communications session between communication devices. (2) DC1, DC2, DC3, DC4, FS, GS, RS, and US all have user-defined meanings, and may vary in use between sessions or devices. (3) DC4 is often used as a general "stop transmission character." (4) Codes used to control cursor position may be used to control print devices, and move the print head accordingly. However, not all devices support the full set of positioning codes.

	ASCII Control Codes (00 to 31)						
Dec	C Name Description						
Addre	Addressed Command Group (ACG)						
00	Null (NUL)	Space filler character. Used in output timing for some device drivers.					
01	Start of Header (SOH)	Marks beginning of message header.					
02	Start of Text (STX)	Marks beginning of data block (text).					
03	End of Text (ETX)	Marks end of data block (text).					
04	End of Transmission (EOT)	Marks end of transmission session.					
05	Inquiry (ENQ)	Request for identification or information.					
06	Acknowledgement (ACK)	"Yes" answer to questions or "ready for next transmission." Used in asynchronous protocols for timing.					
07	Bell (BEL)	Rings bell or audible alarm on terminal.					
08	Backspace (BS)	Moves cursor position back one character.					
09	Horizontal Tab (HT)	Moves cursor position to next tab stop on line.					
10	Line Feed (LF)	Moves cursor position down one line.					
11	Vertical Tab (VT)	Moves cursor position down to next "tab line."					
12	Form Feed (FF)	Moves cursor position to top of next page.					
13	Carriage Return (CR)	Moves cursor to left margin.					
14	Shift Out (SO)	Next characters do not follow ASCII definitions.					
15	Shift In (SI)	Next characters revert to ASCII meaning.					
Unive	ersal Command Group (UCG)						
16	Data Link Escape (DLE)	Used to control transmissions using "escape sequences."					
17	Device Control 1 (DC1)	Not defined. Normally used for ON controls.					
18	Device Control 2 (DC2)	Usually user-defined.					
19	Device Control 3 (DC3)	Not defined. Normally used for OFF controls.					
20	Device Control 4 (DC4)	Usually user-defined.					
21	Negative Acknowledgement (NAK)	"No" answer to questions or "errors found, re-transmit." Used in asynchronous protocols for timing.					
22	Synchronous Idle (SYN)	Sent by asynchronous devices when idle to insure sync.					
23	End of Transmission Block (ETB)	Marks block boundaries in transmission.					
24	Cancel (CAN)	Indicates previous transmission should be disregarded.					
25	End of Medium (EM)	Marks end of physical media, as in paper tape.					
26	Substitute (SUB)	Used to replace a character known to be wrong.					
27	Escape (ESC)	Marks beginning of an Escape control sequence.					
28	File Separator (FS)	Marker for major portion of transmission.					
29	Group Separator (GS)	Marker for submajor portion of transmission.					
30	Record Separator (RS)	Marker for minor portion of transmission.					
31	Unit Separator (US)	Marker for most minor portion of transmission.					

Decimal Values 00 to 31 – ACG & UCG Descriptions

Note: (1) ASCII control codes are sometimes used to "formalize" a communications session between communication devices. (2) DC1, DC2, DC3, DC4, FS, GS, RS, and US all have user-defined meanings, and may vary in use between sessions or devices. (3) DC4 is often used as a general "stop transmission character." (4) Codes used to control cursor position may be used to control print devices, and move the print head accordingly. However, not all devices support the full set of positioning codes.

Decimal	Values	32 to	63 –	LAG
---------	--------	-------	------	-----

	ASCII Character Set (Decimal 32 to 63)					
Dec	Hex	Character	Name	Bus Message		
Lister	n Addre	ss Group (LAC	G)	•		
32	\$20	<space></space>	Space	Bus address 00		
33	\$21	!	Exclamation Point	Bus address 01		
34	\$22	"	Quotation Mark	Bus address 02		
35	\$23	#	Number Sign	Bus address 03		
36	\$24	\$	Dollar Sign	Bus address 04		
37	\$25	%	Percent Sign	Bus address 05		
38	\$26	&	Ampersand	Bus address 06		
39	\$27	``	Apostrophe	Bus address 07		
40	\$28	(Opening Parenthesis	Bus address 08		
41	\$29)	Closing Parenthesis	Bus address 09		
42	\$2A	*	Asterisk	Bus address 10		
43	\$2B	+	Plus Sign	Bus address 11		
44	\$2C	,	Comma	Bus address 12		
45	\$2D	-	Hyphen or Minus Sign	Bus address 13		
46	\$2E	•	Period	Bus address 14		
47	\$2F	/	Slash	Bus address 15		
Lister	n Addre	ss Group (LAC	G)	•		
48	\$30	0	Zero	Bus address 16		
49	\$31	1	One	Bus address 17		
50	\$32	2	Two	Bus address 18		
51	\$33	3	Three	Bus address 19		
52	\$34	4	Four	Bus address 20		
53	\$35	5	Five	Bus address 21		
54	\$36	6	Six	Bus address 22		
55	\$37	7	Seven	Bus address 23		
56	\$38	8	Eight	Bus address 24		
57	\$39	9	Nine	Bus address 25		
58	\$3A	:	Colon	Bus address 26		
59	\$3B	;	Semicolon	Bus address 27		
60	\$3C	<	Less Than Sign	Bus address 28		
61	\$3D	=	Equal Sign	Bus address 29		
62	\$3E	>	Greater Than Sign	Bus address 30		
63	\$3F	?	Question Mark	Unlisten (UNL)		

Decimal \	Values	64 to	95 –	TAG
-----------	--------	-------	------	-----

	ASCII Character Set (Decimal 64 to 95)					
Dec	Hex	Character	Name	Bus Message		
Talk /	Address	Group (TAG)				
64	\$40	@	At Sign	Bus address 00		
65	\$41	A	Capital A	Bus address 01		
66	\$42	В	Capital B	Bus address 02		
67	\$43	С	Capital C	Bus address 03		
68	\$44	D	Capital D	Bus address 04		
69	\$45	Е	Capital E	Bus address 05		
70	\$46	F	Capital F	Bus address 06		
71	\$47	G	Capital G	Bus address 07		
72	\$48	Н	Capital H	Bus address 08		
73	\$49	I	Capital I	Bus address 09		
74	\$4A	J	Capital J	Bus address 10		
75	\$4B	ĸ	Capital K	Bus address 11		
76	\$4C	L	Capital L	Bus address 12		
77	\$4D	М	Capital M	Bus address 13		
78	\$4E	N	Capital N	Bus address 14		
79	\$4F	0	Capital O	Bus address 15		
Talk /	Address	Group (TAG)				
80	\$50	P	Capital P	Bus address 16		
81	\$51	Q	Capital Q	Bus address 17		
82	\$52	R	Capital R	Bus address 18		
83	\$53	S	Capital S	Bus address 19		
84	\$54	Т	Capital T	Bus address 20		
85	\$55	υ	Capital U	Bus address 21		
86	\$56	v	Capital V	Bus address 22		
87	\$57	W	Capital W	Bus address 23		
88	\$58	x	Capital X	Bus address 24		
89	\$59	Y	Capital Y	Bus address 25		
90	\$5A	Z	Capital Z	Bus address 26		
91	\$5B	[Opening Bracket	Bus address 27		
92	\$5C	١	Backward Slash	Bus address 28		
93	\$5D]	Closing Bracket	Bus address 29		
94	\$5E	^	Caret	Bus address 30		
95	\$5F	_	Underscore	Untalk (UNT)		

Decimal Va	lues 96	to 127	' – SCG
------------	---------	--------	---------

ASCII Character Set (96 to 127)					
Dec	Hex	Character	Name	Bus Message	
Seco	ndary C	ommand Grou	up (SCG)		
96	\$60	,	Grave	Command 00	
97	\$61	a	Lowercase A	Command 01	
98	\$62	b	Lowercase B	Command 02	
99	\$63	С	Lowercase C	Command 03	
100	\$64	d	Lowercase D	Command 04	
101	\$65	е	Lowercase E	Command 05	
102	\$66	f	Lowercase F	Command 06	
103	\$67	g	Lowercase G	Command 07	
104	\$68	h	Lowercase H	Command 08	
105	\$69	i	Lowercase I	Command 09	
106	\$6A	j	Lowercase J	Command 10	
107	\$6B	k	Lowercase K	Command 11	
108	\$6C	1	Lowercase L	Command 12	
109	\$6D	m	Lowercase M	Command 13	
110	\$6E	n	Lowercase N	Command 14	
111	\$6F	0	Lowercase O	Command 15	
Seco	ndary C	ommand Grou	up (SCG)		
112	\$70	P	Lowercase P	Command 16	
113	\$71	q	Lowercase Q	Command 17	
114	\$72	r	Lowercase R	Command 18	
115	\$73	s	Lowercase S	Command 19	
116	\$74	t	Lowercase T	Command 20	
117	\$75	u	Lowercase U	Command 21	
118	\$76	v	Lowercase V	Command 22	
119	\$77	w	Lowercase W	Command 23	
120	\$78	x	Lowercase X	Command 24	
121	\$79	У	Lowercase Y	Command 25	
122	\$7A	Z	Lowercase Z	Command 26	
123	\$7B	{	Opening Brace	Command 27	
124	\$7C		Vertical Line	Command 28	
125	\$7D	}	Closing Brace	Command 29	
126	\$7E	~	Tilde	Command 30	
127	\$7F	DEL	Delete	Command 31	

Notes

Index

? command support, 76

A command, 47 abbreviations, 98 accessories, 2 addressing mode, 1, 7 ASCII codes, 87 details, 89 summary, 87

B command, 48 bench top, 23 Bit Clear (B) command, 48 Bit Set (A) command, 47 buffer, 2 Buffer (L) command, 61 buffer overrun, 80 bus address, 7, 34 bus command, 32, 36, 86 bus command group, 38 Bus Input/Output (G) command, 57 bus line, 32, 36, 85 bus management line, 36 bus terminator, 34 Bus Terminator (Y) command, 75

C command, 49 CAUTION, 3, 4, 20, 21, 22, 24, 25, 47, 48, 49, 50, 52, 55, 57, 61, 66, 67, 79 Clear output line, 30 command reference, 46 command set, 43 command summary, 44 command support, 43 command syntax, 42, 44 configuration, 2 Configuration (C) command, 49 control line, 1, 29

D command, 50 Data Format (F) command, 53 Data Output (D) command, 50 Data Ready (R) command, 66 Data Strobe output line, 30 data transfer, 4, 37 E? command, 51, 80 EDR, 31 electrostatic discharge (ESD), 79 End-Or-Identify (K) command, 60 examples, programming, 25 Execute (X) command, 74 External Data Ready (EDR) input line, 31

F command, 53 factory service, 19 front panel layout, 6 fuse replacement, 22

G command, 57

H command, 58 Handshake (H) command, 58 handshaking line, 1, 13, 14, 29, 37 high current, 18 high voltage, 18 history, IEEE 488 bus, 35 HVCX1 Configuration Record, 81 HVCX1 option, 2, 10, 16

I command, 59 IEEE 488 bus address, 34 command, 32, 36, 86 command group, 38 general structure, 35 history, 35 line, 32, 36, 85 support, 32 terminator, 34 IEEE 488 bus address, 7 index, 95 Inhibit (Q) command, 65 Inhibit output line, 31 input port, 12 internal buffer, 2

internal components, 19 Invert (I) command, 59

K command, 60 Keyboard Controller (KBC) Program, 25

L command, 61 line voltage, 20 selection, 21

M command, 62 mode, addressing, 1, 7

O command, 63 output port, 14 overrun, 80

P command, 64 port, 11, 17 Port Select (P) command, 64 power configuration, 20 power-up activation, 24, 79 programming examples, 25

Q command, 65 Query (?) command support, 76 Query Error Status (E?) command, 51, 80

R command, 66 rack mount, 23 radio interference, 79 rear panel layout, 6 Recall Configuration (O) command, 63 record, 81 return codes, 70

S command, 67 Save Configuration (S) command, 67 secondary addressing mode, 8 serial bus line, 85 Serial Poll, 77 Serial Poll Status Byte, 77 Service input line, 31 Service Request (SRQ), 39 Service Request Mask (M) command, 62 setup, 2 hardware, 6 HVCX1 option, 10 port, 11 specifications, 3 SPOLL, 77 SRQ, 39 Status (U0) Return Codes, 70

T command, 68 terminator, bus, 34 Test (T) command, 68 Trigger output line, 30

U command, 69 User Status (U) command, 69

V command, 72 V? command, 73 View Configuration (V) command, 72 View Version (V?) command, 73

WARNING, 3, 6, 10, 20

X command, 74

Y command, 75

Notes

Abbreviations

•	(bullet aumbal) "and" (a g + CCeC3)	FCC	Enderal Communications Commission
*	(asterisk symbol) "unasserted" (e.g. *SC*CA)	FCC	
* ("]]	Not Controller Active mode	FF	File Separator (ASCII Code)
*CA	Not Controller Active mode	r 5 Cem	Croup Execute Trigger bus command
a/D	Analog to Digital	GDTB	Goograf Burgoso Interface Rus
ACG	Addressed Command Group	GRID	General Fulpose Interface Bus
ACK	Acknowledgement (ASCII Code)	GD CTT.	Co To Local bus command
ACK	Applog to Digital Converter	CUIT	Go To Eocal bus command
ADC	Application Program Interface	GOT H/W	Hardwaro
AGCTT	Amorican Standard Code for Info. Interchange	117 W	Harizantal Tab (ASCII Codo)
ADCII	Attention line		Involid Device Dependent Command
BET.		IDDCO	Invalid Device Dependent Command Option
BS	Backspace (ASCII Code)	TEFE	Institute of Electrical & Electronic Engineers
23 C7	Controllor Activo modo	TEC	Institute of Electrical & Electronic Engineers
CAN		TOCTL	
CCL	Character (ASCII Code)		Industry Standard Arabitastura bug
	Cold Junction Componentian	TGD	Industry Standard Architecture bus
CMD	Cold Junction Compensation	ist	Rus Dovice Individual Status
		ISC	Listen Address Croup hus semmend
CRP	Calibration Status Register	LAG	Light Emitting Diodo
CTC	Claar To Sond line		Light-Emitting Didde
DAV			
DCI	Device Control 2 (ASCII Code)	MAV	Least Significant Bit Mossage Available bit
	Device Control 2 (ASCII Code)	MT A	My Liston Addross
DC3	Device Control 4 (ASCII Code)	MCB	Most Significant Bit
	Data Carrier Detect line	MSS	Most Significant Bit Master Summany Status bit
DCL	Device Clear bus command	мта	My Talk Address
DDE	Dynamic Data Exchange	N/II	Not Used
DEL	Delete (ASCII Code)	NAK	Negative Acknowledgement (ASCII Code)
DIO	Data Transfer (I/O) line	NDAC	Not Data Accepted line
DLE	Data Link Escape (ASCII Code)	NRFD	Not Ready For Data line
DLL	Dynamic Link Library	NUL	Null (ASCII Code)
DMA	Direct Memory Access	NV-RAM	Non-Volatile RAM
DMM	Digital Multimeter	PCI	Peripheral Component Interconnect bus
DSR	Data Set Ready line	PPC	Parallel Poll Configure bus command
DTR	Data Terminal Ready line	PPD	Parallel Poll Disable bus command
EEPROM	Electronically Erasable Programmable ROM	PPU	Parallel Poll Unconfig bus command
EM	End of Medium (ASCII Code)	RAM	Random-Access Memory
ENQ	Inquiry (ASCII Code)	REN	Remote Enable line
EOI	End-Or-Identify line	RI	Ring Indicator line
EOL	End-Of-Line terminator	RMS	Root Mean Square
EOT	End of Transmission (ASCII Code)	ROM	Read-Only Memory
EPROM	Erasable Programmable ROM	RQS	Request for Service bit
ESB	Event Status Register bit	RS	Record Separator (ASCII Code)
ESC	Error Source Register	RS-	Revised Standard (e.g. RS-232, RS-422)
ESC	Escape (ASCII Code)	rsv	Request for Service bit
ESE	Event Status Enable Register	RTD	Resistance Temperature Device
ESR	Event Status Register	RTS	Request To Send line
ETB	End of Transmission Block (ASCII Code)	SC	System Controller mode
ETX	End of Text (ASCII Code)	SCG	Secondary Command Group

SCPI	Standard Cmds. for Programmable Instruments	SUB	Substitute (ASCII Code)
SCSI	Small Computer System Interface bus	SYN	Synchronous Idle (ASCII Code)
SDC	Selected Device Clear bus command	T/C	Thermocouple
SI	Shift In (ASCII Code)	TAG	Talk Address Group bus command
SO	Shift Out (ASCII Code)	TCT	Take Control bus command
SOH	Start of Header (ASCII Code)	TTL	Transistor-Transistor Logic
SPD	Serial Poll Disable bus command	UCG	Universal Command Group
SPE	Serial Poll Enable bus command	UNL	Unlisten bus command
SRE	Service Request Enable Register	UNT	Untalk bus command
SRQ	Service Request line	US	Unit Separator (ASCII Code)
STB	Status Byte Register	VDM	Virtual DOS Machine
STX	Start of Text (ASCII Code)	VT	Vertical Tab (ASCII Code)

Notes